

T-46-23-10

## NOTICE

SEE ORDER OF DATA FOR ERRATA INFORMATION



Integrated Device Technology, Inc.

**CMOS STATIC RAM**  
**256K (64K x 4-BIT)**
**ADVANCED**  
**INFORMATION**  
**IDT61298**
**FEATURES:**

- Fast Output Enable ( $\overline{OE}$ ) pin available for added system flexibility
- High speed (equal access and cycle times)
  - Military: 25/35/45/55 (max.)
  - Commercial: 20/25/35/45ns (max.)
- Low power consumption
  - IDT61298S
    - Active: 400mW (typ.)
    - Standby: 400 $\mu$ W (typ.)
  - IDT61298L
    - Active: 350mW (typ.)
    - Standby: 100 $\mu$ W (typ.)
- Battery back-up operation
  - 2V data retention (L version only)
- JEDEC standard pinout
- 300 Mil 28-pin DIP, 300 Mil 28-pin SOJ, and 300 Mil 28-pin LCC
- Produced with advanced CEMOS™ technology
- Bidirectional data inputs and outputs
- Inputs/Outputs TTL-compatible
- Three-state outputs
- Military product compliant to MIL-STD-883, Class B


**DESCRIPTION:**

The IDT61298 is a 262,144-bit high-speed static RAM organized as 64K x 4. It is fabricated using IDT's high-performance, high-reliability technology—CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications.

The IDT61298 features two memory control functions: Chip Select ( $\overline{CS}$ ) and Output Enable ( $\overline{OE}$ ). These two functions greatly enhance the IDT61298's overall flexibility in high-speed memory applications.

Access times as fast as 20ns are available with typical power consumption of only 350mW. The IDT61298 offers a reduced power standby mode,  $ISB_1$ , which enables the designer to considerably reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only 100 $\mu$ W when operating from a 2V battery.

All inputs and outputs are TTL-compatible and the device operates from a single 5 volt supply. Fully static asynchronous

**FUNCTIONAL BLOCK DIAGRAM**

CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES****OCTOBER 1990**

IDT61298S/IDT61298L  
CMOS STATIC RAM 256K (64K x 4-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T-46-23-10



## DESCRIPTION (Continued)

circuitry, along with matching access and cycle times, favor the simplified system design approach.

The IDT61298 is packaged in a 28-pin sidebrazed or plastic 300mil DIP, an SOJ, plus an LCC, providing improved board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## PIN CONFIGURATION



## PIN DESCRIPTIONS

| Name            | Description       |
|-----------------|-------------------|
| A0-A15          | Address Inputs    |
| $\overline{CS}$ | Chip Select       |
| $\overline{WE}$ | Write Enable      |
| $\overline{OE}$ | Output Enable     |
| I/O1-4          | Data Input/Output |
| VCC             | Power             |
| GND             | Ground            |

2971 tdt 01

## TRUTH TABLE<sup>(1)</sup>

| Mode    | $\overline{CS}$ | $\overline{WE}$ | $\overline{OE}$ | I/O    | Power   |
|---------|-----------------|-----------------|-----------------|--------|---------|
| Standby | H               | X               | X               | High Z | Standby |
| Read    | L               | H               | L               | DOUT   | Active  |
| Write   | L               | L               | X               | DIN    | Active  |
| Read    | L               | H               | H               | High Z | Active  |

NOTE:

1. H =  $V_{IH}$ , L =  $V_{IL}$ , X = Don't Care

2971 tdt 02

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

| Symbol | Rating                               | Com'l.       | Mil.         | Unit |
|--------|--------------------------------------|--------------|--------------|------|
| VTERM  | Terminal Voltage with Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V    |
| TA     | Operating Temperature                | 0 to +70     | -55 to +125  | °C   |
| TBIAS  | Temperature Under Bias               | -55 to +125  | -65 to +135  | °C   |
| TSTG   | Storage Temperature                  | -55 to +125  | -65 to +150  | °C   |
| PT     | Power Dissipation                    | 1.0          | 1.0          | W    |
| IOUT   | DC Output Current                    | 50           | 50           | mA   |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2971 tdt 03

## CAPACITANCE ( $T_A = +25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

| Symbol | Parameter <sup>(1)</sup> | Conditions            | Max. | Unit |
|--------|--------------------------|-----------------------|------|------|
| CIN    | Input Capacitance        | $V_{IN} = 0\text{V}$  | 11   | pF   |
| COUT   | Output Capacitance       | $V_{OUT} = 0\text{V}$ | 11   | pF   |

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

2975 tdt 04

IDT61298S/IDT61298L  
CMOS STATIC RAM 256K (64K x 4-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T-46-23-10

RECOMMENDED OPERATING  
TEMPERATURE AND SUPPLY VOLTAGE

| Grade      | Temperature     | GND | Vcc      |
|------------|-----------------|-----|----------|
| Military   | -55°C to +125°C | 0V  | 5V ± 10% |
| Commercial | 0°C to +70°C    | 0V  | 5V ± 10% |

2971 t01 05

RECOMMENDED DC OPERATING  
CONDITIONS

| Symbol          | Parameter          | Min.                | Typ. | Max. | Unit |
|-----------------|--------------------|---------------------|------|------|------|
| Vcc             | Supply Voltage     | 4.5                 | 5.0  | 5.5  | V    |
| GND             | Supply Voltage     | 0                   | 0    | 0    | V    |
| V <sub>IH</sub> | Input High Voltage | 2.2                 | —    | 6.0  | V    |
| V <sub>IL</sub> | Input Low Voltage  | -0.5 <sup>(1)</sup> | —    | 0.8  | V    |

## NOTE:

1. V<sub>IL</sub> (min.) = -3.0V for pulse width less than 20ns.

2971 t01 06

DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>(Vcc = 5V ± 10%, V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = Vcc - 0.2V)

| Symbol           | Parameter                                                                                                                              | Power | 61298S20<br>61298L20 |      | 61298S25<br>61298L25 |      | 61298S35<br>61298L35 |      | 61298S45<br>61298L45 |      | 61298S55<br>61298L55 |      | Unit |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------|-------|----------------------|------|----------------------|------|----------------------|------|----------------------|------|----------------------|------|------|
|                  |                                                                                                                                        |       | Com'l.               | Mil. | Com'l.               | Mil. | Com'l.               | Mil. | Com'l.               | Mil. | Com'l.               | Mil. |      |
| Icc1             | Operating Power<br>Supply Current<br>CS = V <sub>IL</sub> , Outputs Open<br>Vcc = Max., f = 0 <sup>(2)</sup>                           | S     | 110                  | —    | 100                  | 110  | 100                  | 110  | 100                  | 110  | —                    | 110  | mA   |
|                  |                                                                                                                                        | L     | 100                  | —    | 90                   | 100  | 90                   | 100  | 90                   | 100  | —                    | 100  |      |
| Icc2             | Dynamic Operating Current<br>CS = V <sub>IL</sub> , Outputs Open<br>Vcc = Max., f = f <sub>MAX</sub> <sup>(2)</sup>                    | S     | 160                  | —    | 150                  | 160  | 150                  | 160  | 150                  | 160  | —                    | 160  | mA   |
|                  |                                                                                                                                        | L     | 140                  | —    | 130                  | 140  | 130                  | 140  | 130                  | 140  | —                    | 140  |      |
| I <sub>SB</sub>  | Standby Power Supply<br>Current (TTL Level)<br>CS ≥ V <sub>IH</sub> , Vcc = Max.,<br>Outputs Open, f = f <sub>MAX</sub> <sup>(2)</sup> | S     | 35                   | —    | 35                   | 35   | 35                   | 35   | 35                   | 35   | —                    | 35   | mA   |
|                  |                                                                                                                                        | L     | 20                   | —    | 20                   | 20   | 20                   | 20   | 20                   | 20   | —                    | 20   |      |
| I <sub>SB1</sub> | Full Standby Power<br>Supply Current (CMOS Level)<br>CS ≥ V <sub>HC</sub> , Vcc = Max.,<br>f = 0 <sup>(2)</sup>                        | S     | 30                   | —    | 30                   | 35   | 30                   | 35   | 30                   | 35   | —                    | 35   | mA   |
|                  |                                                                                                                                        | L     | 1.5                  | —    | 1.5                  | 4.5  | 1.5                  | 4.5  | 1.5                  | 4.5  | —                    | 4.5  |      |

## NOTES:

1. All values are maximum guaranteed values.

2. At f = f<sub>MAX</sub> address and data inputs are cycling at the maximum frequency of read cycles of 1/trc. f = 0 means no input lines change.

2971 t01 07

5

IDT61298S/IDT61298L  
CMOS STATIC RAM 256K (64K x 4-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T-46-23-10

## AC TEST CONDITIONS

|                               |                     |
|-------------------------------|---------------------|
| Input Pulse Levels            | GND to 3.0V         |
| Input Rise/Fall Times         | 5ns                 |
| Input Timing Reference Levels | 1.5V                |
| Output Reference Levels       | 1.5V                |
| Output Load                   | See Figures 1 and 2 |

2971 tbl 08




Figure 1. Output Load




Figure 2. Output Load  
(for tCLZ, tOLZ, tCHZ, tOHZ, tLOW, tWHZ)

\*Includes scope and jig capacitances

## DC ELECTRICAL CHARACTERISTICS

VCC = 5.0V ± 10%

| Symbol          | Parameter              | Test Condition                                                                                           |              | IDT61298S |        |            | IDT61298L |        |            | Unit |
|-----------------|------------------------|----------------------------------------------------------------------------------------------------------|--------------|-----------|--------|------------|-----------|--------|------------|------|
|                 |                        |                                                                                                          |              | Min.      | Typ.   | Max.       | Min.      | Typ.   | Max.       |      |
| I <sub>LI</sub> | Input Leakage Current  | V <sub>CC</sub> = Max.,<br>V <sub>IN</sub> = GND to V <sub>CC</sub>                                      | MIL<br>COM'L | —<br>—    | —<br>— | 10<br>5    | —<br>—    | —<br>— | 5<br>2     | μA   |
| I <sub>LO</sub> | Output Leakage Current | V <sub>CC</sub> = Max., $\overline{CS}$ = V <sub>IH</sub> ,<br>V <sub>OUT</sub> = GND to V <sub>CC</sub> | MIL<br>COM'L | —<br>—    | —<br>— | 10<br>5    | —<br>—    | —<br>— | 5<br>2     | μA   |
| V <sub>OL</sub> | Output Low Voltage     | I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.<br>I <sub>OL</sub> = 10mA, V <sub>CC</sub> = Min.          |              | —<br>—    | —<br>— | 0.4<br>0.5 | —<br>—    | —<br>— | 0.4<br>0.5 | V    |
| V <sub>OH</sub> | Output High Voltage    | I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.                                                           |              | 2.4       | —      | —          | 2.4       | —      | —          | V    |

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VHC = VCC - 0.2V

| Symbol                           | Parameter                            | Test Condition           | Min. | Typ. <sup>(1)</sup><br>VCC @ |          | Max.<br>VCC @ |             | Unit |
|----------------------------------|--------------------------------------|--------------------------|------|------------------------------|----------|---------------|-------------|------|
|                                  |                                      |                          |      | 2.0V                         | 3.0V     | 2.0V          | 3.0V        |      |
| VDR                              | VCC for Data Retention               | —                        | 2.0  | —                            | —        | —             | —           | V    |
| ICCDR                            | Data Retention Current               | MIL<br>COM'L             | —    | 50<br>50                     | 75<br>75 | 2000<br>500   | 3000<br>750 | μA   |
| tCDR <sup>(3)</sup>              | Chip Deselect to Data Retention Time | $\overline{CS} \geq VHC$ | 0    | —                            | —        | —             | —           | ns   |
| tR <sup>(3)</sup>                | Operation Recovery Time              | tRC <sup>(2)</sup>       | —    | —                            | —        | —             | —           | ns   |
| I <sub>LI</sub>   <sup>(3)</sup> | Input Leakage Current                | —                        | —    | —                            | —        | 2             | 2           | μA   |

## NOTES:

- TA = +25°C.
- tRC = Read Cycle Time.
- This parameter is guaranteed, but not tested.


2971 tbl 10

IDT61298S/IDT61298L  
CMOS STATIC RAM 256K (64K x 4-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T-46-23-10

## LOW V<sub>CC</sub> DATA RETENTION WAVEFORM



## AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5.0V ± 10%, All Temperature Ranges)

| Symbol                          | Parameter                          | Temperature Ranges                                 |      |                                                    |      |                      |      |                      |      |                                                    |      |    | Unit |
|---------------------------------|------------------------------------|----------------------------------------------------|------|----------------------------------------------------|------|----------------------|------|----------------------|------|----------------------------------------------------|------|----|------|
|                                 |                                    | 61298S20 <sup>(1)</sup><br>61298L20 <sup>(1)</sup> |      | 61298S25 <sup>(2)</sup><br>61298L25 <sup>(2)</sup> |      | 61298S35<br>61298L35 |      | 61298S45<br>61298L45 |      | 61298S55 <sup>(2)</sup><br>61298L55 <sup>(2)</sup> |      |    |      |
|                                 |                                    | Min.                                               | Max. | Min.                                               | Max. | Min.                 | Max. | Min.                 | Max. | Min.                                               | Max. |    |      |
| Read Cycle                      |                                    |                                                    |      |                                                    |      |                      |      |                      |      |                                                    |      |    |      |
| t <sub>RC</sub>                 | Read Cycle Time                    | 20                                                 | —    | 25                                                 | —    | 35                   | —    | 45                   | —    | 55                                                 | —    | ns |      |
| t <sub>AA</sub>                 | Address Access Time                | —                                                  | 20   | —                                                  | 25   | —                    | 35   | —                    | 45   | —                                                  | 55   | ns |      |
| t <sub>ACS</sub>                | Chip Select Access Time            | —                                                  | 20   | —                                                  | 25   | —                    | 35   | —                    | 45   | —                                                  | 55   | ns |      |
| t <sub>CLZ</sub> <sup>(3)</sup> | Chip Select to Output in Low Z     | 5                                                  | —    | 5                                                  | —    | 5                    | —    | 5                    | —    | 5                                                  | —    | ns |      |
| t <sub>OE</sub>                 | Output Enable to Output Valid      | —                                                  | 13   | —                                                  | 15   | —                    | 25   | —                    | 30   | —                                                  | 35   | ns |      |
| t <sub>OLZ</sub> <sup>(3)</sup> | Output Enable to Output in Low Z   | 2                                                  | —    | 3                                                  | —    | 5                    | —    | 5                    | —    | 5                                                  | —    | ns |      |
| t <sub>CHZ</sub> <sup>(3)</sup> | Chip Select to Output in High Z    | —                                                  | 10   | —                                                  | 13   | —                    | 15   | —                    | 20   | —                                                  | 25   | ns |      |
| t <sub>OHZ</sub> <sup>(3)</sup> | Output Disable to Output in High Z | —                                                  | 10   | —                                                  | 13   | —                    | 15   | —                    | 15   | —                                                  | 20   | ns |      |
| t <sub>OH</sub>                 | Output Hold from Address Change    | 5                                                  | —    | 5                                                  | —    | 5                    | —    | 5                    | —    | 5                                                  | —    | ns |      |
| t <sub>PU</sub> <sup>(3)</sup>  | Chip Select to Power Up Time       | 0                                                  | —    | 0                                                  | —    | 0                    | —    | 0                    | —    | 0                                                  | —    | ns |      |
| t <sub>PD</sub> <sup>(3)</sup>  | Chip Deselect to Power Down Time   | —                                                  | 20   | —                                                  | 25   | —                    | 35   | —                    | 45   | —                                                  | 55   | ns |      |
| Write Cycle                     |                                    |                                                    |      |                                                    |      |                      |      |                      |      |                                                    |      |    |      |
| t <sub>WC</sub>                 | Write Cycle Time                   | 20                                                 | —    | 20                                                 | —    | 30                   | —    | 40                   | —    | 50                                                 | —    | ns |      |
| t <sub>CW</sub>                 | Chip Select to End of Write        | 15                                                 | —    | 20                                                 | —    | 30                   | —    | 40                   | —    | 50                                                 | —    | ns |      |
| t <sub>AW</sub>                 | Address Valid to End of Write      | 15                                                 | —    | 20                                                 | —    | 30                   | —    | 40                   | —    | 50                                                 | —    | ns |      |
| t <sub>AS</sub>                 | Address Set-up Time                | 0                                                  | —    | 0                                                  | —    | 0                    | —    | 0                    | —    | 0                                                  | —    | ns |      |
| t <sub>WP</sub>                 | Write Pulse Width                  | 15                                                 | —    | 20                                                 | —    | 30                   | —    | 40                   | —    | 50                                                 | —    | ns |      |
| t <sub>WR</sub>                 | Write Recovery Time                | 0                                                  | —    | 0                                                  | —    | 0                    | —    | 0                    | —    | 0                                                  | —    | ns |      |
| t <sub>WHZ</sub> <sup>(3)</sup> | Write Enable to Output in High Z   | —                                                  | 10   | —                                                  | 11   | —                    | 15   | —                    | 20   | —                                                  | 25   | ns |      |
| t <sub>DW</sub>                 | Data Valid to End of Write         | 11                                                 | —    | 15                                                 | —    | 20                   | —    | 25                   | —    | 30                                                 | —    | ns |      |
| t <sub>DH</sub>                 | Data Hold Time                     | 0                                                  | —    | 0                                                  | —    | 0                    | —    | 0                    | —    | 0                                                  | —    | ns |      |
| t <sub>OW</sub> <sup>(3)</sup>  | Output Active from End of Write    | 5                                                  | —    | 5                                                  | —    | 5                    | —    | 5                    | —    | 5                                                  | —    | ns |      |

### NOTES:




- 0° to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- This parameter guaranteed but not tested.
- Preliminary data for military devices only.

2971 tdr 11

T-46-23-10

IDT61298S/IDT61298L  
CMOS STATIC RAM 256K (64K x 4-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1,3,4)</sup>

## NOTES:


1. WE is high for read cycle.
2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
3. Address valid prior to or coincident with  $\overline{CS}$  transition low.
4.  $\overline{OE} = V_{IL}$ .
5. Transition is measured  $\pm 200\text{mV}$  from steady state.

IDT61298S/IDT61298L  
CMOS STATIC RAM 256K (64K x 4-BIT)


MILITARY AND COMMERCIAL TEMPERATURE RANGES

T-46-23-10

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$ CONTROLLED TIMING)<sup>(1,2,3,7)</sup>



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$ CONTROLLED TIMING)<sup>(1,2,3,5)</sup>



## NOTES:


1.  $\overline{WE}$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{cw}$  or  $t_{wp}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
3.  $t_{wr}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals must not be applied.
5. If the  $\overline{CS}$  low transition occurs simultaneously with or after the  $\overline{WE}$  low transition, the outputs remain in a high impedance state.
6. Transition is measured  $\pm 200\text{mV}$  from steady state with a 5pF load (including scope and jig).
7. If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of  $t_{wp}$  or ( $t_{whz} + t_{ow}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{ow}$ . If  $\overline{OE}$  is high during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{wp}$ .

T-46-23-10

IDT61298S/IDT61298L  
CMOS STATIC RAM 256K (64K x 4-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

## ORDERING INFORMATION



2971 drw 11