

T-46-23-05



Integrated Device Technology, Inc.

**CMOS STATIC RAM
16K (16K x 1-BIT)**
**IDT6167SA
IDT6167LA**
FEATURES:

- High-speed (equal access and cycle time)
 - Military: 15/20/25/35/45/55/70/85/100ns (max.)
 - Commercial: 12/15/20/25/35ns (max.)
- Low power consumption
 - IDT6167SA
 - Active: 200mW (typ.)
 - Standby: 100 μ W (typ.)
 - IDT6167LA
 - Active: 150mW (typ.)
 - Standby: 10 μ W (typ.)
- Battery backup operation — 2V data retention voltage (IDT6167LA only)
- Available in 20-pin CERDIP and plastic DIP, 20-pin CERPACK, 20-pin SOIC and 20-pin leadless chip carrier
- Produced with advanced CEMOS™ high-performance technology
- CEMOS process virtually eliminates alpha particle soft-error rates
- Separate data input and output
- Single 5V (+10%) power supply
- Input and output directly TTL-compatible
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing# 5962-84132 is listed on this function. Refer to Section 2/page 2-4

DESCRIPTION:


The IDT6167 is a 16,384-bit high-speed static RAM organized as 16K x 1. The part is fabricated using IDT's high-performance, high reliability technology — CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective alternative to bipolar and fast NMOS memories.

Access times as fast as 12ns are available with maximum power consumption of only 660mW. The circuit also offers a reduced power standby mode. When CS goes high, the circuit will automatically go to, and remain in, a standby mode as long as CS remains high. In the standby mode, the device consumes less than 10 μ W, typically. This capability provides significant system-level power and cooling savings. The low-power (LA) version also offers a battery backup data retention capability where the circuit typically consumes only 1 μ W operating off a 2V battery.

All inputs and the output of the IDT6167 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs.

The IDT6167 is packaged in a space-saving 20-pin, 300 mil Plastic DIP or CERDIP, plastic 20-pin SOIC or SOJ, 20-pin CERPACK and 20-pin leadless chip carrier, providing high board-level packing densities.

5

FUNCTIONAL BLOCK DIAGRAM

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES**DECEMBER 1990**

IDT6167SA/LA
CMOS STATIC RAM 16K (16K x 1-BIT)

T-46-23-05

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DESCRIPTION (Continued)

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

TRUTH TABLE (1)



Mode	CS	WE	Output	Power
Standby	H	X	High Z	Standby
Read	L	H	DATAOUT	Active
Write	L	L	High Z	Active

NOTE:

1. H = V_{IH}, L = V_{IL}, X = Don't Care.

2981 I&W 02

PIN CONFIGURATIONS

DIP/SOIC/CERPACK
TOP VIEWLCC
TOP VIEW

PIN NAMES

A0-A13	Address Inputs
CS	Chip Select
WE	Write Enable
VCC	Power
DIN	DATAIN
DOUT	DATAOUT
GND	Ground

2981 I&W 01

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2981 I&W 05

1. V_{IL} (min.) = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2981 I&W 06

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	50	50	mA

2981 I&W 03

- NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	7	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	pF

2981 I&W 04

- NOTE:
1. This parameter is determined by device characterization, but is not production tested.

T-46-23-05

IDT6167SA/LA
CMOS STATIC RAM 16K (16K x 1-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

(Vcc = 5.0V ± 10%, VLC = 0.2V, VHC = Vcc - 0.2V)

Symbol	Parameter	Power	6167SA12		6167SA/LA15		6167SA/LA25		6167SA/LA35		Unit
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
Icc1	Operating Power Supply Current CS = VIL, Outputs Open, VCC = Max., f = 0 ⁽³⁾	SA	90	—	90	90	90	90	90	90	mA
		LA	—	—	55	60	55	60	55	60	
Icc2	Dynamic Operating Current CS = VIL, Outputs Open, VCC = Max., f = fMAX ⁽³⁾	SA	140	—	120	130	100	110/100	100	100	mA
		LA	—	—	100	110	80/70	85/75	65	70	
IsB	Standby Power Supply Current (TTL Level) CS ≥ VIH, Outputs Open, VCC = Max., f = fMAX ⁽³⁾	SA	50	—	50	50	35	35	35	35	mA
		LA	—	—	35	35	30/25	30/25	20	20	
IsB1	Full Standby Power Supply Current (CMOS Level) CS ≥ VHC, VCC = Max. VIN ≥ VHC or VIN ≤ VLC, f = 0 ⁽³⁾	SA	10	—	5	10	5	10	5	10	mA
		LA	—	—	0.9	2	0.05	2/0.9	0.05	0.9	

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

(Vcc = 5.0V ± 10%, VLC = 0.2V, VHC = Vcc - 0.2V)

Symbol	Parameter	Power	6167SA/LA45		6167SA/LA55		6167SA/LA70		Unit
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
Icc1	Operating Power Supply Current CS = VIL, Outputs Open, VCC = Max., f = 0 ⁽³⁾	SA	—	90	—	90	—	90	mA
		LA	—	60	—	60	—	60	
Icc2	Dynamic Operating Current CS = VIL, Outputs Open, VCC = Max., f = fMAX ⁽³⁾	SA	—	100	—	100	—	100	mA
		LA	—	65	—	60	—	60	
IsB	Standby Power Supply Current (TTL Level) CS ≥ VIH, Outputs Open, VCC = Max., f = fMAX ⁽³⁾	SA	—	35	—	35	—	35	mA
		LA	—	20	—	20	—	15	
IsB1	Full Standby Power Supply Current (CMOS Level) CS ≥ VHC, VCC = Max. VIN ≥ VHC or VIN ≤ VLC, f = 0 ⁽³⁾	SA	—	10	—	10	—	10	mA
		LA	—	0.9	—	0.9	—	0.9	

NOTES:

1. All values are maximum guaranteed values.
2. Also available: 85ns and 100ns Military devices.
3. f = fMAX (All inputs cycling at f = 1/tRC). f = 0 means no address control lines change.

2980tbl07

IDT6167SA/LA
CMOS STATIC RAM 16K (16K x 1-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DC ELECTRICAL CHARACTERISTICS

Vcc = 5.0V ± 10%

T-46-23-05

Symbol	Parameter	Test Condition	IDT6167SA		IDT6167LA		Unit	
			Min.	Max.	Min.	Max.		
I _{IL}	Input Leakage Current	V _{CC} = Max., V _{IN} = GND to V _{CC}	MIL	—	10	—	5	μA
			COM'L	—	5	—	2	
I _{OL}	Output Leakage Current	V _{CC} = Max., CS = VI _H , V _{OUT} = GND to V _{CC}	MIL	—	10	—	5	μA
			COM'L	—	5	—	2	
V _{OL}	Output Low Voltage	I _{OL} = 8mA, V _{CC} = Min.	—	0.4	—	0.4	V	
V _{OH}	Output High Voltage	I _{OL} = -4mA, V _{CC} = Min.	2.4	—	2.4	—	V	

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾ V _{CC} @		Max. V _{CC} @		Unit	
				2.0V	3.0V	2.0V	3.0V		
V _{DRC}	V _{CC} for Data Retention	—	2.0	—	—	—	—	V	
I _{CCR}	Data Retention Current	CS ≥ V _{HC} VIN ≥ V _{HC} or ≤ VLC	MIL.	—	0.5	1.0	200	300	μA
			COM'L.	—	0.5	1.0	20	30	
t _{CDR}	Chip Deselect to Data Retention Time	VIN ≥ V _{HC} or ≤ VLC	0	—	—	—	—	ns	
t _{RC} ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	—	—	—	ns	
I _{IL} ⁽³⁾	Input Leakage Current	—	—	—	2	2	2	μA	

NOTES:

1. TA = +25°C.
2. t_{RC} = Read Cycle Time.
3. This parameter is guaranteed, but not tested.

2981 Id 09

LOW V_{CC} DATA RETENTION WAVEFORM

IDT6167SA/LA
CMOS STATIC RAM 16K (16K x 1-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC TEST CONDITIONS

7-46-23-05

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2979 IBL 09





Figure 1. Output Load

Figure 2. Output Load
(for tHz, tLz, twz and tow)

*Includes scope and jig.

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

Symbol	Parameter	6167SA12 ⁽¹⁾		6167SA15 6167LA15		6167SA20/25 6167LA20/25		6167SA35/45 ⁽²⁾ 6167LA35/45 ⁽²⁾		6167SA55 ⁽²⁾ /70 ⁽²⁾ 6167LA55 ⁽²⁾ /70 ⁽²⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle												
tRC	Read Cycle Time	12	—	15	—	20/25	—	35/45	—	55/70	—	ns
tAA	Address Access Time	—	12	—	15	—	20/25	—	35/45	—	55/70	ns
tACS	Chip Select Access Time	—	12	—	15	—	20/25	—	35/45	—	55/70	ns
tOH	Output Hold from Address Change	3	—	3	—	5/5	—	5/5	—	5/5	—	ns
tLZ	Chip Deselect to Output in Low Z ⁽³⁾	3	—	3	—	5/5	—	5/5	—	5/5	—	ns
tHZ	Chip Select to Output in High Z ⁽³⁾	—	8	—	10	—	10/10	—	15/30	—	40/40	ns
tPU	Chip Select to Power Up Time ⁽³⁾	0	—	0	—	0/0	—	0/0	—	0/0	—	ns
tPD	Chip Deselect to Power Down Time ⁽³⁾	—	12	—	15	—	20/25	—	35/45	—	55/70	ns
Write Cycle												
tWC	Write Cycle Time	12	—	15	—	20/20	—	30/45	—	55/70	—	ns
tCW	Chip Select to End of Write	12	—	15	—	15/20	—	30/40	—	45/55	—	ns
tAW	Address Valid to End of Write	12	—	15	—	15/20	—	30/40	—	45/55	—	ns
tAS	Address Set-up Time	0	—	0	—	0/0	—	0/0	—	0/0	—	ns
tWP	Write Pulse Width	12	—	13	—	15/20	—	30/30	—	35/40	—	ns
tWR	Write Recovery Time	0	—	0	—	0/0	—	0/0	—	0/0	—	ns
tDW	Data Valid to End of Write	10	—	10	—	12/15	—	17/20	—	25/30	—	ns
tDH	Data Hold Time	0	—	0	—	0/0	—	0/0	—	0/0	—	ns
tWZ	Write Enable to Output in High Z ⁽³⁾	—	6	—	7	—	8/8	—	15/30	—	40/40	ns
tOW	Output Active from End of Write ⁽³⁾	0	—	0	—	0/0	—	0/0	—	0/0	—	ns

NOTES:

1. 0° to +70°C temperature range only.
2. -55°C to +125°C temperature range only. Also available: 85ns and 100ns Military devices.
3. This parameter is guaranteed, but not tested.


2981 IBL 11

IDT6167SA/LA
CMOS STATIC RAM 16K (16K x 1-BIT)


MILITARY AND COMMERCIAL TEMPERATURE RANGES

TIMING WAVEFORM OF READ CYCLE NO. 1^(1, 2)

T-46-23-05





2981 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 3)

2981 drw 08

NOTES:

1. WE is High for READ cycle.
2. CS is low for READ cycle.
3. Address valid prior to or coincident with CS transition low.
4. Transition is measured $\pm 200\text{mV}$ from steady state with specified loading in Figure 2.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (\overline{WE} CONTROLLED TIMING)^(1, 2, 3)TIMING WAVEFORM OF WRITE CYCLE NO. 2, (\overline{CS} CONTROLLED TIMING)^(1, 2, 3)

NOTES:

1. \overline{WE} or \overline{CS} must be inactive during all address transitions.
2. A write occurs during the overlap (tWP) of a low \overline{CS} and a low \overline{WE} .
3. tWR is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of the write cycle.
4. If the \overline{CS} low transition occurs simultaneously with or after the \overline{WE} low transition, the outputs remain in the high impedance state.
5. Transition is measured $\pm 200\text{mV}$ from steady state with a 5pF load (including scope and jig).

T-46-23-05

MILITARY AND COMMERCIAL TEMPERATURE RANGES

ORDERING INFORMATION

IDT	XXXX	X	XXX	XX	X	
Device Type		Power	Speed	Package	Process/ Temperature Range	
					Blank	Commercial (0°C to +70°C)
					B	Military (-55°C to +125°C) Compliant to MIL-STD-883, Class B
				P	Plastic DIP	
				D	CERDIP	
				L	Leadless Chip Carrier	
				SO	Small Outline IC	
				E	CERPACk	
				Y	SOJ	
			12		Commercial Only	
			15			
			20			
			25			
			35			
			45			
			55			
			70			
			85			
			100			
		SA				Speed in Nanoseconds
		LA				
	6167				Standard Power	
					Low Power	
					16K (16K x 1-Bit) CMOS Static RAM	

2981 dw 11.