

CMOS STATIC RAM WITH OUTPUT ENABLE 16K (4K x 4-BIT)

IDT61970S IDT61970L

FEATURES:

· High Speed (equal Access and Cycle Times)

- Military: 12/15/20/25/35/45/55

- Commercial: 10/12/15/20/25/35/45

· Fast Output Enable

· Low power consumption

Battery backup operation—2V data retention (IDT61970L only)

Available in 22-pin ceramic or plastic DIP and 24-pin SOJ

Produced with advanced CMOS high-performance technology

· Separate Output Enable control

· Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT61970 is a 16,384-bit high-speed static RAM organized as 4096 x 4 bits. It is fabricated using IDT's high-performance, high-reliability CMOS technology.


The IDT61970 features two memory control functions: Chip Select (\overline{OS}) and Output Enable (\overline{OE}). These two functions greatly enhance the IDT61970s overall flexibility in high-speed memory applications. This feature makes the IDT61970 ideal for use in cache memory applications.

Access times as fast as 10ns and toE as fast as 5ns are available. The IDT61970 offers a reduced power standby mode which enables the designer to considerably reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $10\mu W$ when operating from a 2V battery. All inputs and output are TTL-compatible and operate from a single 5V supply.

The IDT61970 is packaged in either a space saving 22-pin, 300-mil ceramic or plastic DIP, or a 24-pin SOJ, providing high board level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc

MILITARY AND COMMERCIAL TEMPERATURE RANGES


AUGUST 1992

©1992 Integrated Device Technology, Inc

5.3 ~/

DSC-1060/2

PIN CONFIGURATIONS



A0	S024-4	24 VCC 23 A11 22 A10 21 A9 20 A8 19 NC 17 I/O4 16 I/O2 15 I/O2 13 WE
	901	2521 drw 03 2952 drw 03

SOJ **TOP VIEW**

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
Ta	Operating Temperature	-55 to +125	°C
TBIAS	Temperature Under Bias	65 to +135	°C
Tstg	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W
lout	DC Output Current	50	mA

NOTE:

2952 tbl 02 1 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.

PIN NAMES

A0 - A11	Address	WE	Write Enable
I/O1 — I/O4	Data Input/Output	ŌĒ	Output Enable
Vcc	Power	cs	Chip Select
GND	Ground	NC	No Connection

2952 tbl 01

TRUTH TABLE (1)

Mode	ĊS	WE	ŌĒ	I/O	Power
Standby	H	Х	Х	High-Z	Standby
Read	L	Н	L	DATAOUT	Active
Write	L	L	Х	DATAIN	Active
Read	٦	I	Н	High-Z	Active

NOTE:

1. H = VIH, L = VIL, X = Don't Care.

2952 tbl 08

DC ELECTRICAL CHARACTERISTICS

				619	70S	619	70L	
Symbol	Parameter	Test Condition		Min.	Max.	Min.	Max.	Unit
[fu]	Input Leakage Current	Vcc = Max.	Mil.		10		5	μA
		Vin = GND to Vcc	Com'l.	_	2		2]
llo	Output Leakage Current	Vcc = Max., \overline{CS} = VIH,	Mil.		10		5	μА
		Vcc = GND to Vcc	Com'l.	-	2	_	2	
Vol	Output Low Voltage	IoL = 10mA, Vcc = Min.			0.5	_	0.5	٧
		IoL = 8mA, Vcc = Min.			0.4		0.4	٧
Vон	Output High Voltage	loн = -4mA, Vcc = Min.		2.4	Ī —	2.4	_	٧

CAPACITANCE (TA = +25°C, f = 1MHz)

Symbol	Parameter(1)	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
Соит	Output Capacitance	Vout = 0V	8	pF

NOTE:

1. This parameter is determined by device characterization, but is not production tested

RECOMMENDED DC **OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	٧

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

2952 tbl 05

2952 tbi 03

5.3 - 2

2

DC ELECTRICAL CHARACTERISTICS⁽¹⁾ Vcc = 5.0V ± 10%, VLc = 0.2V, VHc = Vcc - 0.2V

			619705	S10	619705	312 ⁽⁴⁾	619709	S15	619709 619701		619709 61970l		61970 61970		61970S4 61970L4		I I
Symbol	Parameter	Power	Com'l.	Mil	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
Icc1	Operating Power Supply Current	S	120	-	110	120	110	120	90	100	90	100	90	100	_	100	mA
	CS = VIL, Outputs Open, VCC = Max., f = 0 ⁽²⁾	L	-	-	_		_	ı	70	80	70	80	70	80	_	80	
ICC2	Dynamic Operating Current, CS = VIL,	s	175	-	165	175	145	165	120	120	110	120	100	110	_	110	mA
	Outputs Open, VCC = Max., f = fMax ⁽²⁾	L		_	_	_	1		100	110	90	100	80	90/ 80	_	80	
ISB	Standby Power Supply Current (TTL Level)	s	65	- -	65	65	55	60	45	45	35	45	30	35		35	mA
	CS ≥ VIH, VCC = Max., Outputs Open, f = fMAX ⁽²⁾	L	-100	-	_	-	1	_	30	35	25	30	20	25	_	20	
ISB1	Full Standby Power Supply Current	S	20	_	20	20	20	20	20	20	3	10	3	10	_	10	mA
	(CMOS Level) CS≥ VHC, VCC = Max., VIN ≥ VHC or VIN ≤ VLC, f = 0 ⁽²⁾	L		-	_	_	_	_	0.5	5	0.5	0.3	0.5	0.3	_	0.3	

NOTES:

- 1. All values are maximum guaranteed values.
- 2 fmax = 1/tac, only address inputs are cycling at fmax. f = 0 means no address inputs are changing.
- 3. -55°C to +125°C temperature range only.
- 4. Military values are preliminary only.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

LEIVII EILA	TOTAL AIRD COLLET		
Grade	Ambient Temperature GN55° to +125°C 0	GND	Vcc
Military	-55° to +125°C	οv	5.0V ±10%
Commercial	0°C to +70°C	ΟV	5.0V ±10%

2952 tbl 09

2952 tbl 04

AC ELECTRICAL CHARACTERISTICS

		61970\$10		61970S12 ⁽²⁾		61970S15		61970S20/25 61970L20/25				1		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle													
tRC	Read Cycle Time	10	-	12		15	_	20/25	_	35/45	_	55	-	ns
taa	Address Access Time	 	10	_	12		15	-	20/25	_	35/45	-	55	ns
toE	Output Enable Access Time	T-	5	_	5	_	6	_	8/10	_	12/15	1	20	ns
tolz	Output Low-Z Time(1)	2		2	<u> </u>	2	_	2	_	2		2		ns
tonz	Output High-Z Time(1)	—	6	_	7	_	9		12	<u> </u>	15	_	15	ns
tон	Output Hold from Address Change	3 🔅	<u> </u>	3		3		3	-	3	_	3	<u> </u>	ns
tacs	Chip Select Access Time	10	-	12		15		20/25	_	35/45	_	55		ns
tclz	Chip Select to Output in Low-Z(1)	3	-	3	l –	3	_	3	<u> </u>	3	_	3		ns
tcHZ	Chip Deselect to Output in High-Z(1)	300	6	_	7		8	<u> </u>	10		15	_	25	ns
t PU	Chip Select to Power-up Time(1)	0	_	0		0	_	0		0		0	<u> </u>	ns
tPD	Chip Deselect Power-down Time(1)] =	10	_	12		15		20/25	<u> </u>	35/45	_	55	ns


NOTE:

1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

2. Military values are preliminary only.


2952 tbl 06

TIMING WAVEFORM OF READ CYCLE NO. 1(1,4)



2952 drw 04

TIMING WAVEFORM OF READ CYCLE NO. 2^(1,3)



NOTES:

- 1. WE is HIGH for read cycle, WE ≥ VIH.
- 2. Transition is measured $\pm 200 \text{mV}$ from steady state.
- 3. Address valid prior to or coincident with CS transition LOW.
- 4. Device is continuously selected, CS ≤ VIL.

AC ELECTRICAL CHARACTERISTICS

			61970S10		61970S12 ⁽³⁾		61970S15		61970S20/25 61970L20/25		S35/45 L35/45			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write C	Cycle													
twc	Write Cycle Time	10		12	_	15	_	20/25		35/45	_	55		ns
taw	Address Valid to End of Write	8	20	10		12		15/20	_	25/30	_	35	_	ns
tas	Address Set-up Time	0		0	_	0	_	0	_	0	_	0		ns
twp	Write Pulse Width	8	_	8	_	10		12/15		20/25	_	30	_	ns
twn	Write Recovery Time	0	<u> </u>	0	_	0	_	0	-	0	_	0	_	ns
tDW	Data Valid to End of Write	7 🖔	° —	8	_	9	_	10/13	-	17/20		20	_	ns
_toH	Data Hold Time	0	—	0	_	0		0	_	0	-	0	_	ns
twnz	Write Enable to Output in High-Z ^(1, 2)		5	_	6	_	7	_	9		13/20	_	25	ns
tow	Output Active From End of Write ^(1, 2)	0		0	_	0	_	0	_	0		0	_	ns
tcw	Chip Select to End of Write	8	_	10	_	12	_	15/20		25/30	_	35	_	ns

NOTES:

1. Transition is measured ±200mV from steady state.


2. This parameter is guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.

3. Military values are preliminary only.


2952 tbl 07

-5.3-4

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (WE Controlled Timing)(1, 2, 5, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CS Controlled Timing)(1, 2, 5, 7)



NOTES:

- WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE.
- 3. two is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
- If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high-impedance state.
- 6. Transition is measured ±200mV from steady state.
- Transition is measured ±200mV from steady state.
 OE is continuously HIGH. If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of twp or (twpz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp. For a OS controlled write cycle, OE may be LOW with no degradation to tow.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

Symbol	Parameter	Test Condit	ion	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	Vcc for Data Retention		-	2.0	_		v
ICCDR	Data Retention Current	CS ≥ V HC	MIL.	=	0.5 ⁽²⁾ 1.0 ⁽³⁾	100 ⁽²⁾ 150 ⁽³⁾	μА
		Vin ≥ VHC or ≤ VLC	COM'L.	_	0.5 ⁽²⁾ 1.0 ⁽³⁾	20 ⁽²⁾ 30 ⁽³⁾	μА
tcor ⁽⁴⁾	Chip Deselect to Data Retention Time			0		_	ns
tR ⁽⁴⁾	Operation Recovery Time			tRC ⁽²⁾		_	ns

NOTES:

- 1. Ta = +25°C.
- 2. at Vcc = 2V
- 3. at Vcc = 3V
- 4. This parameter is guaranteed by device characterization, but is not production tested.

LOW VCC DATA RETENTION WAVEFORM



AC TEST CONDITIONS

AO ILOI OOMDINONO	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2952 tbl 11




Figure 1. AC Test Load




Figure 2. AC Test Load (for tolz, tclz, tonz, tchz, tow & twz)


* Including scope and jig.

5.3-6

6

2952 tbl 10

ORDERING INFORMATION



7