

HIGH-SPEED 1K x 9 DUAL-PORT STATIC RAM WITH INTERRUPT AND BUSY

PRELIMINARY IDT70101S/L IDT70105S/L

FEATURES:

· High-speed access

Military: 35/45/55/70ns (max.)Commercial: 25/35/45/55ns (max.)

Low-power operation
 IDT70101/70105S
 Active: 400mW (typ.)
 Standby: 7mW (typ.)
 IDT70101/70105L
 Active: 400mW (typ.)
 Standby: 2mW (typ.)

Fully asynchronous operation from either port

· Each port has a 9-bit wide data path. The 9th bit could

be used as the parity bit.

 MASTER IDT70101 easily expands data bus width to 18 bits or more using SLAVE IDT70105 chip.

On-chip port arbitration logic (IDT70101 only)

BUSY output flag on MASTER; BUSY input on SLAVE

INT (INTERRUPT) flag for port-to-port communication

Battery backup operation — 2V data retention

TTL compatible, signal 5V (±10%) power supply


- · Available in popular hermetic and plastic packages
- · Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT70101/IDT70105 are high-speed 1K x 9 dual-port static RAMs. The IDT70101 is designed to be used as a standalone 9-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT70105 "SLAVE" dual-port in 18-bit-ormore word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 18-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.

The devices utilize a 9-bit wide data path to allow for data/ control and parity bits at the user's option. This feature is especially useful in data communications applications where



DSC-1048/1

DESCRIPTION (Continued)

it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 400mW of power at maximum access times as fast as 25ns. Low-power

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliabilty.

(L) versions offer battery backup data retention capability with each port typically consuming 200µW from a 2V battery.

The IDT70101/IDT70105 devices are packaged in 52-pin LCCs and 52-pin PLCCs. The military devices are processed 100% in compliance to the test methods of MIL-STD-883, Method 5004.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = OV	11	pF
Cout	Output Capacitance	Vout = 0V	11	ρF

NOTE:

2652 tol 10

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0.0	V
VIH	Input High Votage	2.2	-	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

NOTE:

2652 IN 01

2652 tbl 02


1. VIL (min.) = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	ov	5.0V ± 10%
Commercial	0°C to +70°C	οv	5.0V + 10%

2652 tbl 03

PIN CONFIGURATIONS



This parameter is determined by device characterization but is not production tested.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$)

-			701 701	701 701			
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage Current	Vcc = 5.5V, VIN = 0V to Vcc		10		5	μА
ILOI	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10		5	μA
VOL	Output Low Voltage (I/Os - I/Os)	IOL = 4mA		0.4		0.4	<u> </u>
Vон	Output High Voltage	Юн = -4 m A	2.4	<u> </u>	2.4		V

2652 tol 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (Vcc = $0.5V \pm 10\%$)

		Test			x 25 ⁽²⁾ x 25 ⁽²⁾		11 x 35 15 x 35		1 x 45 5 x 45		1 x 55 5 x 55	70101 x 70 ⁽³⁾ 70105 x 70 ⁽³⁾		
Symbol	Parameter	Conditions	Version	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
lcc	Dynamic Operating	CE ≤ VIL Outputs Open	Miil. S L		_	80 80	300 220	75 75	290 210	70 70	285 205	65 65	275 200	mA
	Current (Both Ports Active)	f = fMAX ⁽⁴⁾	Com'i. S L	75 75	260 190	75 75	250 180	75 75	245 170	70 70	235 160		=	
ISB1	Standby Current (Both	CEL and CER ≥ VIH	Mil. S L		_	25 25	80 60	25 25	65 55	25 25	65 55	25 25	65 55	mA
	Ports—TTL Level Inputs)	f = fMAX ⁽⁴⁾	Com'l. S L	25 25	65 45	25 25	65 45	25 25	65 45	25 25	65 45	_		<u> </u>
ISB2	Standby Current (One	CEL or CER≥VIH	Mil. S L	=	_	50 50	190 145	45 45	170 140	40 40	170 140	40 40	165 135	mA
	Port—TTL Level Inputs)	Active Port Outputs Open, f = fMax ⁽⁴⁾	Com'l. S L	50 50	175 125	46 46	160 115	45 45	150 105	40 40	140 95		_	
ISB3	Full Standby Current (Both	Both Ports CEL and CER ≥	Mil. S L	=	=	1.2 0.4	30 10	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	Ports—All CMOS Level Inputs)	$VCC - 0.2V$ $VIN \ge VCC$ $- 0.2V \text{ or VIN}$ $\le 0.2V, f = 0^{(5)}$	Com'l. S L	1.2 0.4	15 5	1.2 0.4	15 5	1.0 0.2	15 5	1.0 0.2	15 5	_	=	
ISB4	Full Standby Current (One	One Port CEL or CER ≥ Vcc	Mil. S L	=	=	47 44	170 130	45 42	160 125	40 35	155 120	40 35	150 115] mA
	Port—All CMOS Level Inputs)	- 0.2V VIN ≥ VCC - 0.2V or VIN ≤ 0.2V Active Port Outputs Open, f = fMAX ⁽⁴⁾	Com'l. S L	50 46	155 120	45 42	142 110	45 42	132 100	45 42	127 95	-	=	

NOTES:

1. "x" in part numbers indicates power rating (S or L).

2.0°C to +70°C temperature range only.

of input levels of GND to 3V. 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

3

^{3. -55°}C to +125°C temperature range only.
4. At f = fMAX, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of 1/tnc, and using *AC TEST CONDITIONS*

2652 tol 06


DATA RETENTION CHARACTERISTICS (L Version Only)

				701	01L/7010	5L	
Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	Vcc for Data Retention			2.0		-	V
ICCDR	Data Retention Current	Vcc = 2.0V, CE ≥ Vcc - 0.2V	Mil.		100	4000	μА
			Com'l.	_	100	1500	μА
tcdR ⁽³⁾	Chip Deselect to Data Retention Time	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V		0		_	ns
tR ⁽³⁾	Operation Recovery Time]		tRC ⁽²⁾	_	_	ns

NOTES:

- 1. Vcc = 2V, Ta = +25°C
- 2. tac = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 and 3

2652 tbl 07




Figure 1. Output Load




Figure 2. Output Load (for thz, twz, and tow)




Figure 3. BUSY and INT Output Load

2652drw 05

^{*} Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁵⁾

		70101 70105	x 25 ⁽²⁾ x 25 ⁽²⁾	70101 x 35 70105 x 35		70101 x 45 70105 x 45		70101 x 55 70105 x 55		70101 x 70 ⁽³⁾ 70105 x 70 ⁽³⁾		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
Read Cyc	le									,		
tRC	Read Cycle Time	25	—	35	_	45		55		70		ns
taa	Address Access Time	_	25		35	-	45		55	<u> </u>	70	ns
tace	Chip Enable Access Time		25		35	_	45		55		70	ns
tAOE	Output Enable Access Time	_	12	—	25	_	30		35		40	ns
ton	Output Hold From Address Change	0	T	0	-	0_		0		0	<u> </u>	ns
tLZ	Output Low Z Time ^(1,4)	0	—	0		0		0		0	ᅳ	ns
tHZ	Output High Z Time ^(1,4)		10		15		20		30		35	ns
tPU	Chip Enable to Power Up Time ⁽⁴⁾	0		0_		0	<u> </u>	0		0	<u> </u>	ns
tPD	Chip Disable to Power Down Time ⁽⁴⁾		50	_	50		50	<u> </u>	50	<u> </u>	50	ns
	<u>'</u>										26!	52 tbl


Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).

- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C range only.


NOTES:

- 4. This parameter guaranteed but not tested.
- 5. "x" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE^(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE^(1, 3)



NOTES:

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled, CE ≈ VIL
- 3. Addresses valid prior to or coincident with CE transition low.
- 4. OE = VIL

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁷⁾


		70101 x 25 ⁽²⁾ 70105 x 25 ⁽²⁾)1 x 35)5 x 35)1 x 45)5 x 45		1 x 55 5 x 55	70101 70105	x 70 ⁽³⁾ x 70 ⁽³⁾	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Мах.	Unit
Write Cyc	cle control								-			
twc	Write Cycle Time ⁽⁵⁾	25		35	_	45	_	55		70		ns
tew	Chip Enable to End of Write	20		30		35	_	40		50	_	ns
taw	Address Valid to End of Write	20	T —	30	l —	35	<u> </u>	40	l –	50	_	ns
tas	Address Set-up Time	0	_	0		0		0		0	_	ns
twp	Write Pulse Width ⁽⁶⁾	20	_	30	_	35	_	40	_	50	_	ns
twn	Write Recovery Time	0		0	<u> </u>	0		0		0	_	ns
tDW	Data Valid to End of Write	12	-	20	<u> </u>	20		20		30	<u> </u>	ns
tHZ	Output High Z Time ^(1,4)	T -	10	_	15	-	20	_	30	_	35	ns
tDH	Data Hold Time	0		0	_	0	_	0		0		ns
twz	Write Enabled to Output in High Z ^(1,4)		10	_	15		20		30		35	ns
tow	Output Active From End of Write ^(1,4)	0		0		0		0	I —	0	_	ns

NOTES:


- 1.Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 5. For MASTER/SLAVE combination, two = tBAA + twp.
 6. Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).
- 7. "x" in part numbers indicates power rating (S or L).

2652 tol 09

TIMING WAVEFORM OF WRITE CYCLE NO. 1, $(R/\overline{W}$ CONTROLLED TIMING) $^{(1, 2, 3, 7)}$



TIMING WAVEFORM OF WRITE CYCLE NO. 2, ($\overline{\text{CE}}$ CONTROLLED TIMING) $^{(1,\,2,\,3,\,5)}$



- 1. R/W must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twr) of a low CE and a low R/W.

 3. twn is measured from the earlier of CE or R/W going high to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.

 5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig).
- 7. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or twz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁸⁾

		70101 x 25 ⁽¹⁾ 70105 x 25 ⁽¹⁾			01 x 35 05 x 35		01 x 45 05 x 45		1 x 55 5 x 55	70101 70105	x 70 ⁽²⁾ x 70 ⁽²⁾	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Busy Tim	ing (For Master IDT70101 Only)				•						•	
tBAA	BUSY Access Time to Address	-	25	_	35		35		45	_	45	ns
tBDA	BUSY Disable Time to Address	_	20	_	30	_	35		40	_	40	ns
tBAC	BUSY Access Time to Chip Enable	_	20	_	30	_	30	-	35	_	35	ns
tBDC	BUSY Disable Time to Chip Enable		20	_	25	_	25	-	30	_	30	ns
twdd	Write Pulse to Data Delay ⁽³⁾	_	50		60	_	70	_	80		95	ns
tDDD	Write Data Valid to Read Data Delay ⁽³⁾	_	35	-	45	_	55	_	65	_	80	ns
taps	Arbitration Priority Set-up Time ⁽⁴⁾	5	_	5		5	_	5		5		ns
tBDD	BUSY Disable to Valid Data ⁽⁵⁾	_	Note 5		Note 5	_	Note 5	_	Note 5		Note 5	ns
Busy Inpu	ut Timing (For Slave IDT70105 Only)											
twB	Write to BUSY Input ⁽⁶⁾	0	_	0		0	_	0	_	0		ns
twH	Write Hold After BUSY ⁽⁷⁾	15	_	20	_	20	_	20	_	20	_	ns
tWDD	Write Pulse to Date Delay ⁽⁹⁾	_	50		60	_	70	_	80		95	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁹⁾	_	35	-	45	_	55	_	65		80	ns

NOTES:


1. 0°C to +70°C temperature range only.

2. -55°C to +125°C temperature range only.

- 3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For MASTER IDT70101 only)".
- 4. To ensure that the earlier of the two ports wins.
- 5. tbdd is a calculated parameter and is the greater of 0, twdd twp (actual) or tbdd tbw (actual).
- 6. To ensure that a write cycle is inhibited during contention.
- 7. To ensure that a write cycle is completed after contention. 8. "x" in part numbers indicates power rating (S or L).
- 9. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY Port-to-port Delay (For SLAVE IDT70105 only)".

2652 tbl 11


TIMING WAVEFORM OF READ WITH $\overline{\rm BUSY}^{(1,\,2,\,3)}$ (FOR MASTER IDT70101 ONLY)



NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. Write Cycle parameters should be adhered to, in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.
- 4. OE at LOW for the reading port.


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1, 2, 3) (FOR SLAVE IDT70105 ONLY)



NOTES:

- 1. Assume BUSY input at HIGH for the writing port, and OE at LOW for the reading port.
- 2. Write Cycle parameters should be adhered to, in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.


TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT70105 ONLY)




2652drw 14


7.4 - 9


TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CE ARBITRATION





TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION⁽¹⁾





2652 drw 18

7

2652 tbl 13


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾


			70101 x 25 ⁽¹⁾ 70105 x 25 ⁽¹⁾				70101 x 45 70105 x 45		70101 x 55 70105 x 55		x 70 ⁽²⁾ x 70 ⁽²⁾	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Interrupt	Timing										,	
tas	Address Set-up Time	0	İ	0		0		0		0	_	ns
twr	Write Recovery Time	0		0	—	0	_	0	_	0		ns
tins	Interrupt Set Time		25		35		40		45		50	ns
tinr	Interrupt Reset Time		25	I —	35	_	40	l —	45	_	50	ns

NOTES:

- 1. 0°C to -70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. "x" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF INTERRUPT MODE^(1, 2)







1. $\overline{CE}L = \overline{CE}R = VIL$

2. INTL and INTR are reset (high) during power-up.

TIMING WAVEFORM OF INTERRUPT MODE^(1, 2)






NOTES: 1. ČEL = ČER = VIL

2. INTR and INTL are reset (high) during power-up.

18-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTE:

1. No arbitration in IDT70105 (SLAVE). BUSY-IN inhibits write in IDT70105 (SLAVE).

FUNCTIONAL DESCRIPTION

The IDT70101/70105 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70101/70105 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ($\overline{\text{OE}}$). In the read mode, the port's $\overline{\text{OE}}$ turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

The interrupt flag (INT) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE. Likewise, the right port interrupt flag (INTR) is set when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location 3FF. The message (9-bits) at 3FE or a 3FF is user defined. If the interrupt function is not used, address location 3FE and 3FF are not used as mail boxes, but as part of the random access memory. Refer to Table II for the interrupt operation.

ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before \overline{CE} , on-chip control logic arbitrates between \overline{CE} L and \overline{CE} R for access; or (2) if the \overline{CE} s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III). In either mode of arbitration, the delayed pont's \overline{BUSY} flag is set and will reset when the port granted access completes its operation.

DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION

Expanding the data bus width to eighteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its $\overline{\text{BUSY}}\text{L}$ while another activates its $\overline{\text{BUSY}}\text{R}$ signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than than one chip is active at the same time.

The write pulse to the SLAVE should by the maximum arbitration time of the MASTER. If, then a contention occurs, the write to the SLAVE will be inherited due to BUSY from the MASTER.

7

TRUTH TABLES TABLE I. NON-CONTENTION READ/WRITE CONTROL(4)

Left or Right Port ⁽¹⁾									
R/W			1	Function					
×	Ξ	×	Z	Port Disabled and in Power Down Mode, ISB2 or ISB4					
x	Н	х	Z	CER = CEL = H, Power Down Mode, ISB1 or ISB3					
L	L	х	DATAIN	Data on Port Written Into Memory ⁽²⁾					
Н	L	L	DATAOUT	Data in Memory Output on Port ⁽³⁾					
Н	L	Н	Z	High Impedance Outputs					

NOTES:

2652 tbl 16

- 1. AoL AoL ≠ AoR AoR
 2. If BUSY = L, data is not written.
 3. If BUSY = L, data may not be valid, see twoo and toco timing.
 4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

TABLE II. INTERRUPT FLAG^(1,4)

Left Port					Right Port					
R/WL	CEL	OEL	AoL - AoL	ĪNTL	R/WR	CER	ŌĒR	AoL - AgR	INTR	Function
L	L	×	3FF	Х	х	X	Х	X	L ⁽²⁾	Set Right INTR Flag
X	х	×	x	×	Х	L	L	3FF	H ⁽³⁾	Reset Right INTR Flag
Х	х	×	X	L ⁽³⁾	L	L	х	3FE	х	Set Left INTL Flag
×	1	1	3FE	H ⁽²⁾	x	X	х	×	Х	Reset Left INTL Flag

NOTES:

2652 tbl 17

- 1. Assumes BUSYL = BUSYR = H.
- 2. If BUSYL = L, then NC.
- 3. If BUSYR = L, then NC.
- 4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE

TABLE III. ARBITRATION(1)

Le	ft Port	Righ	t Port	Fla	ıgs	
CEL	AoL - AgL	CER	AOR - A9R	BUSYL	BUSYR	Function
Н	x	Н	х	Н	Н	No Contention
L	Any	Н	X	Н	Н	No Contention
H X		L	Any	Н	H .	No Contention
L ≠ AoR – A9R		L	≠ AoL A9L	Н	н	No Contention
Address Arbit	ration With CE Lov	v Before Address	s Match			
L	LV5R	L	LV5R	Н	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
L	Same	L	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
CE Arbitration	With Address Mai	ch Before CE				
LL5R	= Aor - Agr	LL5R	= AoL - A9L	Н	L	L-Port Wins
RL5L	= AoR - A9R	RL5L	= AoL A9L	L	Н	R-Port Wins
LW5R	= AoR - A9R	LW5R	= AoL - A9L	H	L	Arbitration Resolved
LW5R	= AoR - A9R	LW5R	= AoL - AoL	L	н	Arbitration Resolved

NOTES:

1. X = DON'T CARE, L = LOW, H = HIGH

LV5R = Left Address Valid ≥ 5ns before right address. RV5L = Right Address Valid ≥ 5ns before left address. Same = Left and Right Addresses match within 5ns of each other.

LL5R = Left CE = LOW > 5ns before Right CE.

RL5L = Right CE = LOW ≥ 5ns before Left CE.

LW5R = Left and right CE = LOW within 5ns of each other.

2652 tbl 18

ORDERING INFORMATION

