



Integrated Device Technology, Inc.

HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM

**ADVANCE
INFORMATION
IDT 7024**

T-46-23-31

FEATURES:

- High-speed access
 - Military: 45/55/70/90ns (max.)
 - Commercial: 30/35/45/55/70/90ns (max.)
- Low-power operation
 - IDT7024S
 - Active: ---mW (typ.)
 - Standby: --mW (typ.)
 - IDT7024L
 - Active: ---mW (typ.)
 - Standby: ---mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility.
- IDT7024 easily expands data bus width to 32 bits or more using the Master/Slave chip select when cascading more than one device
- On-chip port arbitration logic
- Versatile pin-select for Master or Slave:
 - M/S = H for BUSY output flag on Master
 - M/S = L for BUSY input on Slave
- INT flag for port-to-port communication
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL compatible, single 5V ($\pm 10\%$) power supply
- Available in 84-pin PGA

DESCRIPTION:


The IDT7024 is a high-speed 4K x 16 dual-port static RAM. The IDT7024 is designed to be used as a stand-alone 64K-bit dual-port RAM or as a combination MASTER/SLAVE dual-port RAM for 32-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 32 bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{CE}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only ---mW of power at maximum access times as fast as 30ns. Low-power (L) versions offer battery backup data retention capability with each port typically consuming --- μ W from a 2V battery.

The IDT7024 is packaged in plastic as well as ceramic 84-pin PGA and 84-pin quad flatpack. The military devices are processed 100% in compliance to the test methods of MIL-STD-883, method 5004.

FUNCTIONAL BLOCK DIAGRAM



NOTES:

1. (MASTER): BUSY is output; (SLAVE): BUSY is input.
2. LB = Lower Byte. UB = Upper Byte.

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JANUARY 1989

© 1989 Integrated Device Technology, Inc.


S5-100

DSC-1045/-

T-46-23-31

PIN NAMES

LEFT PORT	RIGHT PORT	NAMES
$\overline{CE}_L$	$\overline{CE}_R$	Chip Enable
$R/\overline{W}_L$	$R/\overline{W}_R$	Read/Write Enable
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable
A_{OL-11L}	A_{OR-11R}	Address
I/O_{OL-15L}	I/O_{OR-15R}	Data Input/Output
SEM_L	SEM_R	Semaphore Enable
$\overline{UB}_L$	$\overline{UB}_R$	Upper Bit Select
$\overline{LB}_L$	$\overline{LB}_R$	Lower Bit Select
INT_L	INT_R	Interrupt Flag
$BUSY_L$	$BUSY_R$	Busy Flag
V_{CC}		Power
GND		Ground
M/S		Master or Slave Select



TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

84-PIN PGA
TOP VIEW

INPUTS						OUTPUTS		MODE
$\overline{CE}$	$R/\overline{W}$	$\overline{OE}$	$\overline{UB}$	$\overline{LB}$	SEM	$I/O_8 - I/O_{15}$	$I/O_0 - I/O_7$	
H	X	X	X	X	H	HI-Z	HI-Z	Deselected: Power Down
X	X	X	H	H	H	HI-Z	HI-Z	Deselected: Power Down
L	L	X	L	H	H	DATA _{IN}	HI-Z	Write to Upper Byte Only
L	L	X	H	L	H	HI-Z	DATA _{IN}	Write to Lower Byte Only
L	L	X	L	L	H	DATA _{IN}	DATA _{IN}	Write to Both Bytes
L	H	L	L	H	H	DATA _{OUT}	HI-Z	Read Upper Byte Only
L	H	L	H	L	H	HI-Z	DATA _{OUT}	Read Lower Byte Only
L	H	L	L	L	H	DATA _{OUT}	DATA _{OUT}	Read Both Bytes
X	X	H	X	X	X	HI-Z	HI-Z	Outputs Disabled
H	H	L	X	X	L	DATA _{OUT}	DATA _{OUT}	Read Data in Sema. Flag
X	H	L	H	H	L	DATA _{OUT}	DATA _{OUT}	Read Data in Sema. Flag
H	$\overline{A}$	X	X	X	L	DATA _{IN}	DATA _{IN}	Write D _{IN0} into Sema. Flag
X	$\overline{A}$	X	H	H	L	DATA _{IN}	DATA _{IN}	Write D _{IN0} into Sema. Flag
L	X	X	L	X	L	—	—	Not Allowed
L	X	X	X	L	L	—	—	Not Allowed

Note:

1. $A_{OL} - A_{13R} \neq A_{OR} - A_{13R}$

TRUTH TABLE: ARBITRATION OPTIONS

OPTIONS	INPUTS					OUTPUTS	
	$\overline{CE}$	$\overline{UB}$	$\overline{LB}$	M/S	SEM	$BUSY$	INT
Busy Logic Master	L	X	L	X	H	H	Output Signal
Busy Logic Slave	L	X	L	X	L	H	Input Signal
Interrupt Logic	L	X	L	X	X	H	Output Signal
Semaphore Logic*	H	X	X	X	L	L	HI-Z

*Inputs Signals are for Semaphore Flags set and test (Write and Read) operations

ORDERING INFORMATION

T-46-23-31

