

HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM

IDT7024S/L


FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Military: 35/45/55/70ns (max.)
 - Commercial: 25/35/45/55ns (max.)
- Low-power operation
 - IDT7024S
 - Active: 750mW (tvp.) Standby 5mW (typ.)
 - -- IDT7024L
 - Active: 750mW (typ.) Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7024 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading

- more than one device
- $M/\overline{S} = H$ for \overline{BUSY} output flag on Master M/S = L for BUSY input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between norts
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible, single 5V (±10%) power supply
- Available in 84-pin PGA, quad flatpack, PLCC, and 100pin Thin Quad Plastic Flatpack
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

DESCRIPTION:

The IDT7024 is a high-speed 4K x 16 Dual-Port Static



MILITARY AND COMMERCIAL TEMPERATURE RANGES

NOVEMBER 1993

©1993 Integrated Device Technology Inc

6.10

DSC-1045/2


RAM. The IDT7024 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of $500\mu W$ from a 2V battery.

The IDT7024 is packaged in a ceramic 84-pin PGA, an 84-pin quad flatpack, and PLCC, and a 100-pin TQFP Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS





	63	61	60	58	55	54	51	48	46	45	42
11	I/O7L	I/Osi	I/O4L	I/O2L	I/OoL	⊙E ∟	SEMIL	LBL	A11L	A10L	A7L
	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L	I/O8L	I/O6L	I/O3L	I/O1L	Ū₿L	ŒL	N/C	A9L	A _B L	A5L
	67	65			57	53	52			41	39
09	I/O11L	I/O9L			GND	Vcc	R/Wt_			A ₆ L	A4L
	69	68	İ	'				•		38	37
08	I/O13L	I/O12L								AзL	A ₂ L
	72	71	73						33	35	34
07	I/O15L	I/O14L	Vcc			IDT7024	ı		BUSYL	AoL	ĬÑŤ∟
	75	70	74			G84-3	32	31	36		
06	I/Oor	GND	GND			4-PIN PO	GND	M/S	A1L		
	76	77	78			101 11	••		28	29	30
05	I/O1R	I/O2R	Vcc						AoR	ĪN₹R	BUSY
	79	80	ļ							26	27
04	I/O3R	1/O4R								A2R	A1R
	81	83	1		7	11	12	1		23	25
03	I/OsR	I/O7R			GND	GND	SEMR			A ₅ R	A3R
	82	1	2	5	8	10	14	17	20	22	24
02	1/O6R	I/O9R	I/O10R	1/O13R	I/O15R	R∕WR	Ū B R	A11R	A8R	Asp	A4R
	84	3	4	6	9	15	13	16	18	19	21
01	I/OsR	I/O11R	I/O12R	I/O14R	ŌĒR	LBn	CER	N/C	A10R	AgR	A7R
	A	В	c	D	E	F	G	Н	J	K	L
dex											

2740 drw 04

PIN NAMES

Left Port	Right Port	Names
CEL	CER	Chip Enable
R∕ W L	R/ W R	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L A11L	A0R - A11R	Address
I/OoL I/O15L	I/Oor - I/O15R	Data Input/Output
SEML	SEMR	Semaphore Enable
ÜB∟	UB R	Upper Byte Select
LBL	LBa	Lower Byte Select
ĪNTL	ÎÑTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
N	l/S	Master or Slave Select
V	cc	Power
G	ND	Ground

2740 tbl 18

NOTES

- 1. All Vcc pins must be connected to power supply
- 2 All GND pins must be connected to ground supply

MILITARY AND COMMERCIAL TEMPERATURE RANGES

INTEGRATED DEVICE TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts ⁽¹⁾			Out	puts	
CE	R/₩	ᅊ	UB	EB	SEM	1/08-15	1/00-7	Mode
Н	Х	Х	Х	Х	Н	Hıgh-Z	High-Z	Deselected Power Down
Х	Х	Х	Н	Н	Н	Hıgh-Z	High-Z	Both Bytes Deselected Power Down
L	L	Х	L	Н	Н	DATAIN	Hıgh-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	Hıgh-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	Hıgh-Z	DATAout	Read Lower Byte Only
L	Н	L	L	L	Н	DATAOUT	DATAout	Read Both Bytes
X	Х	Τ	Х	Х	Х	High-Z	Hıgh-Z	Outputs Disabled

NOTE:

1 AoL -- A11L ≠ AOR -- A11R

2740 tbi 01

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

		Inp	uts			Out	outs	
CE	R/₩	ᅊ	UB	ĽΒ	SEM	I/O8-15	I/O0-7	Mode
Н	Н	L	Х	Х	L	DATA OUT	DATAOUT	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATA OUT	DATAOUT	Read Data in Semaphore Flag
Н	£	X	X	Х	L	DATAIN	DATAIN	Write Dino into Semaphore Flag
Х	£	Х	Н	Н	L	DATAIN	DATAIN	Write Dเทอ into Semaphore Flag
L	Х	Х	L	Х	L	_	_	Not Allowed
L	Х	X	X	L	L			Not Allowed

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0 5 to +7 0	-0 5 to +7 0	>
TA	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	Ų
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied Exposure to absolute maximum rating conditions for extended periods may affect reliability

2 VTERM must not exceed Vcc + 0 5V

2740 tbl 02 RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	–55°C to +125°C	0V	5 0V ± 10%
Commercial	0°C to +70°C	٥٧	5 0V ± 10%

2740 tbl 04

2740 thi 05

RECOMMENDED DC OPERATING CONDITIONS

CONDITI	ONS				
Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4 5	50	5 5	\
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	22	_	6 0 ⁽²⁾	٧
VIL	Input Low Voltage	-0 5 ⁽¹⁾	_	0.8	٧

Vi∟≥ -3 0V for pulse width less than 20ns

2. VTERM must not exceed Vcc + 0 5V.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	11	pF
Cout	Output Capacitance	Vout = 0V	11	pF

NOTE:

This parameter is determined by device characterization but is not production tested

MILITARY AND COMMERCIAL TEMPERATURE RANGES

INTEGRATED DEVICE DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$)

			IDT7024S		IDT70		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
[Iu]	Input Leakage Current ⁽⁵⁾	Vcc = 5 5V, Vin = 0V to Vcc	_	10	_	5	μА
lto	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10		5	μА
Vol	Output Low Voltage	IOL = 4mA		04	_	0 4	٧
Vон	Output High Voltage	Юн = -4mA	24	-	2.4		٧

2740 tbl 07

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (Vcc = 5.0V ± 10%)

		Test			7024 COM'L	IX25 ONLY	7024	X35	
Symbol	Parameter	Condition	Version		Typ. ⁽²⁾	Max.	Тур. ⁽²⁾	Max.	Unit
lcc	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH	MIL	S	1	_	160 160	400 340	mA
	(Both Ports Active)	f = fmax ⁽³⁾	COM'L	S L	170 170	360 310	160 160	340 290	
ISB1	Standby Current (Both Ports — TTL	CER = CEL≥ VIH SEMR = SEML≥ VIH	MIL.	u _ u	<u> </u>		20 20	85 65	mA
	Level Inputs)	f = fmax ⁽³⁾	COM'L.	S L	25 25	70 50	20 20	70 50	
ISB2	Standby Current (One Port — TTL	CEL or CER≥ VIH Active Port Outputs Open	MIL.	S L		-	95 95	290 250	mΑ
	Level inputs)	f = fmax ⁽³⁾ SEMR = SEML≥ VIH	COM'L.	S L	105 105	250 220	95 95	240 210	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0 2V	MIL.	S	_	_	1.0 0.2	30 10	mA
	CMOS Level Inputs)	$\begin{aligned} & \text{Vin} \geq \text{Vcc} - 0.2\text{V or} \\ & \text{Vin} \leq 0.2\text{V, f} = 0^{(4)} \\ & \overline{\text{SEMR}} = \overline{\text{SEML}} \geq \text{Vcc} - 0.2\text{V} \end{aligned}$	COM'L.	S _L	1.0 0.2	15 5	1 0 0.2	15 5	
ISB4	Full Standby Current (One Port — All	One Port CEL or CER ≥ Vcc - 0 2V	MIL	S L	_		90 90	260 215	mA
	CMOS Level Inputs)	SEMR = SEML≥ Vcc - 0.2V Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V	COM'L.	s	100	230	90	220	
		Active Port Outputs Open, f = fMAX ⁽³⁾		L	100	190	90	180	

NOTES:

- 1 X in part numbers indicates power rating (S or L)
- 2 Vcc = 5V, TA = +25°C
- 3 At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V
- 4 f = 0 means no address or control lines change.
- 5 At Vcc ≤ 2 0V input leakages are undefined

IDT7024S/L HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1)(Continued) (Vcc = 5.0V ± 10%)

		Test			702	4X45	7024	X55	7024		П
Symbol	Parameter	Condition	Versio	n	Тур. ⁽²⁾	Max.	Тур. ⁽²⁾	Max.	MIL C		Unit
lcc	Dynamic Operating Current	CE VIL, Outputs Open SEM VIH	MIL.	S L	155 155	400 340	150 150	395 335	140 140	390 330	mA
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L.	S L	155 155	340 290	150 150	335 285	_		
ISB1	Standby Current (Both Ports — TTL	CEL = CER VIH SEMR = SEML VIH	MIL.	S L	16 16	85 65	13 13	85 65	10 10	85 65	mA
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S L	16 16	70 50	13 13	70 50	-	_	
ISB2	Standby Current (One Port — TTL	CER or CEL VIH Active Port Outputs Open	MIL.	S L	90 90	290 250	85 85	290 250	80 80	290 250	mA
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	s	90	240	85	240	-	250	1
		SEMR = SEML VIH		<u> </u>	90	210	85	210			\sqcup
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER Vcc - 0.2V	MIL.	S L	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs)	VIN VCC - 0.2V or VIN 0.2V, $f = 0^{(4)}$ $\overline{SEMR} = \overline{SEML}$ VCC - 0.2V	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5		_	
ISB4	Full Standby Current (One Port — All	One Port CEL or CER Vcc - 0.2V	MIL.	S	85	260	80	260	75	260	mA
	CMOS Level Inputs)	SEMR = SEML VCC - 0.2V		L	85	215	80	215	75	215	
		VIN VCC - 0.2V or VIN 0.2V	COM'L.	S	85	220	80	220	_	_	
		Active Port Outputs Open, f = fMAX ⁽³⁾		L	85	180	80	180	_		

NOTES:

X in part numbers indicates power rating (S or L)

Vcc = 5V, Ta = +25°C.

At f = fivax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.

f = 0 means no address or control lines change

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only) (VLC = 0.2V, VHC = VCC - 0.2V)


Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V		2.0		_	V
ICCDR	Data Retention Current	CE VHC	MIL.	_	100	4000	μА
		VIN VHC or VLC	COM'L.		100	1500	1
tcDR ⁽³⁾	Chip Deselect to Data Retention Time	SEM VHC		0	_	_	ns
tH ⁽³⁾	Operation Recovery Time]		tRC ⁽²⁾		_	ns

NOTES:

Ta = +25°C, Vcc = 2V tRc = Read Cycle Time

This parameter is guaranteed but not tested

DATA RETENTION WAVEFORM



6.10

6

2740 tbi 09

IDT7024S/L HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	2740 tbl




Figure 1. Output Load (5pF for tLz, tHz, twz, tow) * Including scope and jig

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(4)

		1	24X25 . ONLY	IDT70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	CLE					
tRC	Read Cycle Time	25	_	35		ns
taa	Address Access Time] -	25		35	ns
tace	Chip Enable Access Time ⁽³⁾		25		35	ns
tABE	Byte Enable Access Time ⁽³⁾		25	_	35	пѕ
tage	Output Enable Access Time		13		20	ns
t OH	Output Hold from Address Change	3	_	3	_	ns
tLZ	Output Low-Z Time ^(1, 2)	3	T	3	_	ns
tHZ	Output High-Z Time ^(1, 2)		15	_	15	ns
t PU	Chip Enable to Power Up Time ⁽²⁾	0	I —	0	T -	ns
tPD	Chip Disable to Power Down Time ⁽²⁾		50	<u> </u>	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	12		15	I —	ns
tsaa	Semaphore Address Access		30		40	ns

		IDT70	IDT7024X45			IDT7024X70 MIL ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
trc	Read Cycle Time	45	_	55		70		ns
tAA	Address Access Time	_	45	_	55		70	ns
tACE	Chip Enable Access Time ⁽³⁾		45		55		70	ns
tABE	Byte Enable Access Time ⁽³⁾		45	-	55	_	70	ns
tAOE	Output Enable Access Time		25	<u> </u>	30	_	35	ns
ton	Output Hold from Address Change	3	_	3		3		ns
tLZ	Output Low-Z Time ^(1, 2)	3	- ·	3	I -	3		ns
tHZ	Output High-Z Time ^(1, 2)		20		25	_	30	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0		0	-	0	T -	ns
tPD	Chip Disable to Power Down Time ⁽²⁾		50	I —	50	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	-	15	_	15	-	ns
tsaa	Semaphore Address Access		50	<u> </u>	60	_	75	ns
NOTES:			****					2740 tbl


NOTES:

Transition is measured ±500mV from low or high impedance voltage with load (figures 1 and 2)

- 2 This parameter is guaranteed but not tested 3 To access RAM, $\overline{CE} = L$, \overline{UB} or $\overline{LB} = L$, $\overline{SEM} = H$
- X in part numbers indicates power rating (S or L)

6.10


WAVEFORM OF READ CYCLES⁽⁵⁾ INTEGRATED DEVICE



NOTES:

- Timing depends on which signal is asserted last, CE, OE, LB, or UB
- 2 Timing depends on which signal is de-asserted firs CE, OE, LB, or UB
- 3 tabb delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data
- 4 Start of valid data depends on which timing becomes effective last tabe, tace, tace, tax or tabb
- 5 SEM = H.

TIMING OF POWER-UP POWER-DOWN



AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)

INTEGRATED DEVICE


			24X25 ONLY	IDT70	24X35]
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE					
twc	Write Cycle Time	25		35		пѕ
tew	Chip Enable to End-of-Write ⁽³⁾	20	<u> </u>	30		ns
taw	Address Valid to End-of-Write	20		30		пѕ
tas	Address Set-up Time ⁽³⁾	0		0		ns
twp	Write Pulse Width	20		30	_	ns
twn	Write Recovery Time	0		0	_	ns
tow	Data Valid to End-of-Write	15	<u> </u>	25		ns
tHZ	Output High-Z Time ^(1, 2)		15	· —	15	ns
tDH	Data Hold Time ⁽⁴⁾	0		0		ns
twz	Write Enable to Output in High-Z ^(1, 2)	_	15		15	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0		0	<u> </u>	пѕ
tswad	SEM Flag Write to Read Time	10	 	10		ns
tsps	SEM Flag Contention Window	10	_	10		ns

		IDT70	24X45	IDT70:	24X55	IDT7024X70 MIL. ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	/CLE							
twc	Write Cycle Time	45	_	55		70		ns
tEW	Chip Enable to End-of-Write ⁽³⁾	40	_	45		50		ns
taw	Address Valid to End-of-Write	40		45	_	50		ns
tas	Address Set-up Time ⁽³⁾	0	<u> </u>	0		0		ns
twp	Write Pulse Width	35	_	40		50		ns
twn	Write Recovery Time	0	_	0		0		ns
tow	Data Valid to End-of-Write	25	_	30	_	40		ns
tHZ	Output High-Z Time ^(1, 2)	l –	20	-	25		30	ns
tDH	Data Hold Time ⁽⁴⁾	0	I –	0	—	0	_	пѕ
twz	Write Enable to Output in High-Z ^(1, 2)	T -	20	_	25	I -	30	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0		0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	10	_	10		10		ns
tsps	SEM Flag Contention Window	10	_	10	_	10		ns


NOTES:

- 1 Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2)
- This parameter is guaranteed but not tested
- 3 To access RAM, $\overline{CE} = L$, \overline{UB} or $\overline{LB} = L$, $\overline{SEM} = H$ To access semaphore, $\overline{CE} = H$ and $\overline{SEM} = L$ Either condition must be valid for the entire tew time
- 4 The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow
- 5 X in part numbers indicates power rating (S or L)

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE, UB, LB CONTROLLED TIMING(1,3,5,8)




NOTES:

- 1. R/W or CE or UB & LB must be high during all address transitions
- A write occurs during the overlap (tew or twp) of a low UB or LB and a low CE and a low RW for memory array writing cycle

 twn is measured from the earlier of CE or RW (or SEM or RW) going high to the end-of-write cycle
- 4. During this period, the I/O pins are in the output state and input signals must not be applied
- If the \overline{CE} or \overline{SEM} low transition occurs simultaneously with or after the $R.\overline{W}$ low transition, the outputs remain in the high impedance state Timing depends on which enable signal is asserted last, \overline{CE} , $R.\overline{W}$ or byte control
- Timing depends on which enable signal is de-asserted first, $\overline{\text{CE}}$, R/\overline{W} or byte control
- If \overline{OE} is low during R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)




IDT7024S/L

1 \overline{CE} = H for \overline{UB} & \overline{LB} = H for the duration of the above timing (both write and read cycle)

INTEGRATED DEVICE

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



NOTES:

- Don = Dol = L, CEn = CEL = H, or both UB & LB = H, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start
- "A" may be either left or right port "B" is the opposite port from "A"
- This parameter is measured from R/WA or SEMa going high to R/Wa or SEMa going high.
- If tses is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag

INTEGRATED DEVICE AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

		IDT7024X25 COM'L ONLY			24X35	
Symbol	Parameter Parame	Min.	Max.	Min.	Max.	Unit
BUSY TIM	AING (M/S = H)				•	
tBAA	BUSY Access Time from Address Match		25	_	35	ns
t BDA	BUSY Disable Time from Address Not Matched		20		30	ns
tBAC	BUSY Access Time from Chip Enable LOW	_	20		30	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		17		25	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5		ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		Note 3		Note 3	ns
BUSY TIM	MING (M/S = L)					
twa	BUSY Input to Write ⁽⁴⁾	0	_	0		ns
twн	Write Hold After BUSY ⁽⁵⁾	17	_	25	—	ns
PORT-TO	-PORT DELAY TIMING					
twod	Write Pulse to Data Delay ⁽¹⁾	_	50	_	60	ns
todo	Write Data Valid to Read Data Delay ⁽¹⁾	_	35		45	ns

		IDT70	24X45	IDT70	24X55	IDT7024X70 MIL. ONLY		
Symbol	Parameter Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	1ING (M/S = H)							
tbaa	BUSY Access Time from Address Match	_	35		45	_	45	ns
tBDA	BUSY Disable Time from Address Not Matched		30	_	40		40	ns
tBAC	BUSY Access Time from Chip Enable LOW	_	30	_	40	-	40	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		25	_	35	_	35	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5	<u> </u>	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		Note 3		Note 3		Note 3	ns
BUSY TIM	fing (M/S = L)							
twB	BUSY Input to Write ⁽⁴⁾	0		0	_	0	T -	ns
twH	Write Hold After BUSY ⁽⁵⁾	25	_	25	_	25		ns
PORT-TO	-PORT DELAY TIMING						•	
twon	Write Pulse to Data Delay ⁽¹⁾		70	_	80	_	95	ns
todo	Write Data Valid to Read Data Delay(1)		55	_	65	_	80	ns

NOTES:

¹ Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)"

² To ensure that the earlier of the two ports wins.


³ tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual)

⁴ To ensure that the write cycle is inhibited during contention

⁵ To ensure that a write cycle is completed after contention

^{6 &}quot;x" is part numbers indicates power rating (S or L).


TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ $\overline{S} = H$)



NOTES:

- To ensure that the earlier of the two ports wins. $\overline{CEL} = \overline{CER} = L$
- 3 OE = L for the reading port


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2) (M/S = L)



NOTES:

- BUSY input equals H for the writing port
- CEL = CER = L


TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$




6.10

HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1) (M/S = H)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $TIMING^{(1)}(M/\overline{S} = H)$



NOTES:

NOTE:

- 1 All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A"
- 2 If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾

			24X25 . ONLY	IDT70				
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit		
INTERRUPT TIMING								
tas	Address Set-up Time	0	_	0	_	ns		
twn	Write Recovery Time	0	_	0	_	ns		
tins	Interrupt Set Time	_	20	_	30	ns		
tinr	Interrupt Reset Time	_	20		30	ns		

		IDT7024X45		IDT7024X55		IDT7024X70 MIL. ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRUPT TIMING								
tas	Address Set-up Time	0	_	0	I –	0	_	ns
twn	Write Recovery Time	0		0	_	0	_	ns
tins	Interrupt Set Time	_	35	_	40	<u> </u>	50	ns
tinn	Interrupt Reset Time	_	35	-	40	_	50	ns

1 "x" in part numbers indicates power rating (S or L)

WAVEFORM OF INTERRUPT TIMING(1)



NOTES:

- 1. All timing is the same for left and right ports Port "A" may be either the left or right port. Port "B" is the port opposite from "A"
- See Interrupt truth table
- Timing depends on which enable signal is asserted last
- Timing depends on which enable signal is de-asserted first

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG(1)

	Le			. R	ight Po	rt				
R/ W L	CEL	OEL	A0L-A11L	ĪNTL	R/ W R	CER	OEA	A0R-A11R	ĪΝTR	Function
L	L	Х	FFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
X	×	×	X	Χ	Х	L	L	FFF	H ⁽³⁾	Reset Right INTn Flag
Х	Х	Х	X	F ₍₃₎	L	L	X	FFE	Х	Set Left INTL Flag
Х	L	L	FFE	H ⁽²⁾	Х	X	X	X	Х	Reset Left INTL Flag

NOTES:

- 1 Assumes BUSYL = BUSYR = H
- If $\overline{BUSY}L = L$, then no change
- 3 If BUSYR = L, then no change

2740 tbl 15

6.10

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

INTEGRATED DEVICE

	Inputs			puts	
CEL	CER	A0L-A11L A0R-A11R	BUSYL(1)	BUSYR ⁽¹⁾	Function
Х	Х	NO MATCH	Н	Н	Normal
Ι	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2740 tbl 16

- 1 Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7024 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- 2 L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result.

 BUSYL and BUSYR outputs cannot be low simultaneously.
- 3 Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Left port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

2740 tbl 17

FUNCTIONAL DESCRIPTION

The IDT7024 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7024 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is set when the right port writes to memory location FFE (HEX). The left port clears the interrupt by reading address location FFE. Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is set when the left port writes to memory location FFF (HEX) and to clear the interrupt flag ($\overline{\text{INTR}}$), the right port must read the memory location FFF. The

message (16 bits) at FFE or FFF is user-defined. If the interrupt function is not used, address locations FFE and FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical

¹ This table denotes a sequence of events for only one of the eight semaphores on the IDT7024




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7024 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7024 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7024 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7024 RAM the busy pin is an output if the part is used as a master (M/\overline{S}) pin = H), and the busy pin is an input if the part used as a slave $(M/\overline{S}pin = L)$ as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT7024 is an extremely fast Dual-Port 4K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of. a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective part to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT7024 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7024's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7024 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7024 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, OE, and R/W) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data

bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4 Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

6.10

6

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7024's Dual-Port RAM. Say the 4K x 16 RAM was to be divided into two 2K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 2K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two

processors to swap 2K blocks of Dual-Port RAM with each other

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

INTEGRATED DEVICE




Figure 4. IDT7024 Semaphore Logic

6.10

ORDERING INFORMATION

INTEGRATED DEVICE

