


PIN CONFIGURATIONS



2693 drw 02

DIP
Top View

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

2693 tbl 01

- NOTE:**
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
 - VTERM must not exceed Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2693 tbl 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

2693 tbl 03

- NOTE:**
- VIL (min.) = -3.0V for pulse width less than 20ns.
 - VTERM must not exceed Vcc + 0.5V.

6-4-2

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	IDT7032SA IDT7042SA		IDT7032LA IDT7042LA		Unit
			Min.	Max.	Max.	Max.	
I _{LI}	Input Leakage Current ⁽⁷⁾	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V _{OL}	Output Low Voltage (I/O ₀ -I/O ₇)	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OL}	Open Drain Output Low Voltage (BUSY)	I _{OL} = 16mA	—	0.5	—	0.5	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2693 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (1,6) ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	Version	7032 x 20 ⁽²⁾ 7042 x 20 ⁽²⁾	7032 x 25 7042 x 25	7032 x 35 7042 x 35	7032 x 45 ⁽³⁾ 7042 x 45 ⁽³⁾	Unit
				Typ. Max.	Typ. Max.	Typ. Max.	Typ. Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$ Outputs Open $f = f_{MAX}^{(4)}$	MIL. SA LA	—	125 300	125 290	125 285	mA
				—	125 240	125 230	125 225	
			COM'L. SA LA	125 265	125 260	125 250	—	mA
				125 215	125 210	125 200	—	
I _{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L \text{ and } \overline{CE}_R \geq V_{IH}$ $f = f_{MAX}^{(4)}$	MIL. SA LA	—	30 80	30 80	30 80	mA
				—	30 60	30 60	30 60	
			COM'L. SA LA	30 65	30 65	30 65	—	mA
				30 45	30 45	30 45	—	
I _{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}_L \text{ or } \overline{CE}_R \geq V_{IH}$ Active Port Outputs Open, $f = f_{MAX}^{(4)}$	MIL. SA LA	—	80 195	80 185	80 180	mA
				—	80 160	80 150	80 145	
			COM'L. SA LA	80 180	80 175	80 165	—	mA
				80 145	80 140	80 130	—	
I _{SB3}	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(5)}$	MIL. SA LA	—	1.0 30	1.0 30	1.0 30	mA
				—	0.2 10	0.2 10	0.2 10	
			COM'L. SA LA	1.0 15	1.0 15	1.0 15	—	mA
				0.2 5	0.2 5	0.2 5	—	
I _{SB4}	Full Standby Current (One Port - All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(4)}$	MIL. SA LA	—	70 185	70 175	70 170	mA
				—	70 150	70 140	70 135	
			COM'L. SA LA	70 175	70 170	70 160	—	mA
				70 140	70 135	70 125	—	

2693 tbl 05

NOTES:

- x in part numbers indicates power rating (SA or LA).
- 0°C to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
- $V_{CC} = 5V, T_A = +25^\circ C$ for Typ.
- At $V_{CC} \leq 2.0V$ input leakages are undefined.

6

6-4-3

DATA RETENTION CHARACTERISTICS (LA Version Only)


Symbol	Parameter	Test Conditions	IDT7032LA/IDT7042LA			Unit	
			Min.	Typ. ⁽¹⁾	Max.		
VDR	Vcc for Data Retention	Vcc = 2.0V, CE ≥ Vcc - 0.2V VIN ≥ Vcc - 0.2V or VIN ≤ 0.2V	2.0	—	0	V	
IccDR	Data Retention Current		MIL.	—	100	4000	μA
			COM'L.	—	100	1500	μA
tCDR ⁽³⁾	Chip Deselect to Data Retention Time		0	—	—	ns	
tR ⁽³⁾	Operation Recovery Time	tRC ⁽²⁾	—	—	—	ns	

2693 tbl 06

NOTES:

- Vcc = 2V, TA = +25°C
- tRC = Read Cycle Time
- This parameter is guaranteed but not tested.

DATA RETENTION WAVEFORM



2693 drw 03

AC TEST CONDITIONS

Input Pulse Levels	GND TO 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 & 3

2693 tbl 07




Figure 1. Output Load




Figure 2. Output Load (for tHZ, tLZ, tWZ, and tOW)




Figure 3. BUSY Output Load (IDT7032 only)

2693 drw 04

* Including scope and jig

6-4-4

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁵⁾


Symbol	Parameter	7032 x 20 ⁽²⁾ 7042 x 20 ⁽²⁾		7032 x 25 7042 x 25		7032 x 35 7042 x 35		7032 x 45 ⁽³⁾ 7042 x 45 ⁽³⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle										
t _{RC}	Read Cycle Time	20	—	25	—	35	—	45	—	ns
t _{AA}	Address Access Time	—	20	—	25	—	35	—	45	ns
t _{ACE}	Chip Enable Access Time	—	20	—	25	—	35	—	45	ns
t _{AOE}	Output Enable Access Time	—	10	—	12	—	25	—	30	ns
t _{OH}	Output Hold From Address Change	0	—	0	—	0	—	0	—	ns
t _{LZ}	Output Low Z Time ^(1,4)	0	—	0	—	0	—	0	—	ns
t _{HZ}	Output High Z Time ^(1,4)	—	8	—	10	—	15	—	20	ns
t _{PU}	Chip Enable to Power Up Time ⁽⁴⁾	0	—	0	—	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽⁴⁾	—	50	—	50	—	50	—	50	ns

2693 tbl 08

NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
2. 0°C to +70°C temperature range only.
3. -55°C to +125°C temperature range only.
4. This parameter guaranteed but not tested.
5. "x" in part numbers indicates power rating (SA or LA).


TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1,2,4)



2693 drw 05



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1,3)



NOTES:

1. R/W is high for Read Cycles.
2. Device is continuously enabled, $\overline{CE} = V_{IL}$.
3. Addresses valid prior to or coincident with \overline{CE} transition low.
4. $\overline{OE} = V_{IL}$.

2693 drw 06

6-4-5

**AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁷⁾**

Symbol	Parameter	7032 x 20 ⁽²⁾ 7042 x 20 ⁽²⁾		7032 x 25 7042 x 25		7032 x 35 7042 x 35		7032 x 45 ⁽³⁾ 7042 x 45 ⁽³⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle										
tWC	Write Cycle Time ⁽⁵⁾	20	—	25	—	35	—	45	—	ns
tEW	Chip Enable to End of Write	15	—	20	—	30	—	35	—	ns
tAW	Address Valid to End of Write	15	—	20	—	30	—	35	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width ⁽⁶⁾	15	—	20	—	30	—	35	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End of Write	10	—	12	—	20	—	20	—	ns
tHZ	Output High Z Time ^(1,4)	—	8	—	10	—	15	—	20	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	ns
twZ	Write Enabled to Output in High Z ^(1,4)	—	8	—	10	—	15	—	20	ns
tOW	Output Active From End of Write ^(1,4)	0	—	0	—	0	—	0	—	ns

2693 tbl 09

NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
2. 0°C to +70°C temperature range only.
3. -55°C to +125°C temperature range only.
4. This parameter guaranteed but not tested.
5. For MASTER/SLAVE combination, tWC = tBAA + tWP.
6. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 7)
7. "x" in part numbers indicates power rating (SA or LA).

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
COUT	Output Capacitance	VIN = 0V	11	pF


2693 tbl 10

NOTE:

1. This parameter is sampled and not 100% tested.


6-4-6

TIMING WAVEFORM OF WRITE CYCLE NO. 1, ($\overline{R/W}$ CONTROLLED TIMING) (1,2,3,7)



2693 drw 07

TIMING WAVEFORM OF WRITE CYCLE NO. 2, (\overline{CE} CONTROLLED TIMING) (1,2,3,5)



2693 drw 08

NOTES:

1. $\overline{R/W}$ must be high during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{CE} and a low $\overline{R/W}$.
3. t_{WR} is measured from the earlier of \overline{CE} or $\overline{R/W}$ going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CE} low transition occurs simultaneously with or after the $\overline{R/W}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500mV$ from steady state with a 5pF load (including scope and jig).
7. If \overline{OE} is low during a $\overline{R/W}$ controlled write cycle, the write pulse width must be larger of t_{WP} or ($t_{WZ} + t_{OW}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during a $\overline{R/W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

6

6-4-7

**AC ELECTRICAL CHARACTERISTICS OVER THE
 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁸⁾**

Symbol	Parameter	7032 x 20 ⁽¹⁾ 7042 x 20 ⁽¹⁾		7032 x 25 7042 x 25		7032 x 35 7042 x 35		7032 x 45 ⁽²⁾ 7042 x 45 ⁽²⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Busy Timing (For Master IDT7032 Only)										
tBAA	BUSY Access Time to Address	—	20	—	25	—	35	—	35	ns
tBDA	BUSY Disable Time to Address	—	20	—	20	—	30	—	35	ns
tBAC	BUSY Access Time to Chip Enable	—	20	—	20	—	30	—	30	ns
tBDC	BUSY Disable Time to Chip Enable	—	20	—	20	—	25	—	25	ns
twDD	Write Pulse to Data Delay ⁽³⁾	—	50	—	50	—	60	—	70	ns
tDDD	Write Data Valid to Read Data Delay ⁽³⁾	—	35	—	35	—	45	—	55	ns
tAPS	Arbitration Priority Set-up Time ⁽⁴⁾	5	—	5	—	5	—	5	—	ns
tBDD	BUSY Disable to Valid Data ⁽⁵⁾	—	Note 5	—	Note 5	—	Note 5	—	Note 5	ns
Busy Input Timing (For Slave IDT7042 Only)										
tWB	Write to BUSY Input ⁽⁶⁾	0	—	0	—	0	—	0	—	ns
tWH	Write Hold After BUSY ⁽⁷⁾	12	—	15	—	20	—	20	—	ns
twDD	Write Pulse to Data Delay ⁽⁹⁾	—	50	—	50	—	60	—	70	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁹⁾	—	35	—	35	—	45	—	55	ns


2693 tbl 11

NOTES:

- 0°C to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT7032 only)".
- To ensure that the earlier of the two ports wins.
- tBDD is a calculated parameter and is the greater of 0, twDD-tWP (actual) or tDDD - tDW (actual).
- To ensure that the write cycle is inhibited during contention.
- To ensure that a write cycle is completed after contention.
- "x" in part numbers indicates power rating (SA or LA).
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT7042 Only)".

6-4-8

TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}$ (1,2,3) (FOR MASTER IDT7032 ONLY)




2693 drw 09

NOTES:

1. To ensure that the earlier of the two ports wins.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{\text{OE}}$ at LO for the reading port.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY (1,2,3) (FOR SLAVE IDT7042 ONLY)




2693 drw 10

NOTES:

1. Assume $\overline{\text{BUSY}}$ input at HI for the writing port, and $\overline{\text{OE}}$ at LO for the reading port.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.

TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT7042 ONLY)




2693 drw 11

6

6-4-9


**TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, \overline{CE} ARBITRATION
(FOR MASTER IDT7032 ONLY)**

\overline{CE}_L VALID FIRST:



2693 drw 12


\overline{CE}_R VALID FIRST:



2693 drw 13


**TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION (1)
(FOR MASTER IDT7032 ONLY)**

LEFT ADDRESS VALID FIRST:



2693 drw 14

RIGHT ADDRESS VALID FIRST:




2693 drw 15

NOTE:
1. $\overline{CE}_L = \overline{CE}_R = V_{IL}$

6-4-10

16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



2693 drw 16

NOTE:

1. No arbitration in IDT7042 (SLAVE). $\overline{\text{BUSY}}\text{-IN}$ inhibits write in IDT7042 (SLAVE).

FUNCTIONAL DESCRIPTION

The IDT7032/42 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. These devices have an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ($\overline{\text{OE}}$). In the read mode, the port's $\overline{\text{OE}}$ turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

ARBITRATION LOGIC

FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active $\overline{\text{BUSY}}$ flag will be set for the delayed port.

The $\overline{\text{BUSY}}$ flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's $\overline{\text{BUSY}}$ flag. $\overline{\text{BUSY}}$ is set at speeds that permit the processor to hold the operation and its respective address data. It is important to note that the operation is invalid for the port that has $\overline{\text{BUSY}}$ set LOW. The delayed port will have access when $\overline{\text{BUSY}}$ goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before $\overline{\text{CE}}$, on-chip control logic arbitrates between $\overline{\text{CEL}}$

and $\overline{\text{CER}}$ for access; or (2) if the $\overline{\text{CEs}}$ are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's $\overline{\text{BUSY}}$ flag is set and will reset when the port granted access completes its operation.

DATA BUS WIDTH EXPANSION MASTER/SLAVE DESCRIPTION

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its $\overline{\text{BUSY}}\text{L}$ while another activates its $\overline{\text{BUSY}}\text{R}$ signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has $\overline{\text{BUSY}}\text{IN}$ inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMS in width, the writing of the SLAVE RAMS must be delayed, until after the $\overline{\text{BUSY}}\text{IN}$ input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past $\overline{\text{BUSY}}$ to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to $\overline{\text{BUSY}}$ from the MASTER.

6

6-4-11

TRUTH TABLES

TABLE I – NON-CONTENTION
 READ/WRITE CONTROL (4)

Left Or Right Port (1)				Function
R/W	CE	OE	Do-7	
X	H	X	Z	Port Disabled and in Power Down Mode ISB2 or ISB4
X	H	X	Z	CE _R = CE _L = H, Power Down Mode, ISB1 or ISB3
L	L	X	DATA _{IN}	Data on Port Written into Memory(2)
H	L	L	DATA _{OUT}	Data in Memory Output on Port(3)
H	L	H	Z	High Impedance Outputs

2693 tbl 12

NOTES:

1. A_{0L} - A_{10L} ≠ A_{0R} - A_{10R}
2. If BUSY = L, data is not written
3. If BUSY = L, data may not be valid, see twdd and tdd timing.
4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

TABLE II – ARBITRATION (1,2)

Left Port		Right Port		Flags(2)		Function
CE _L	A _{0L} - A _{10L}	CE _R	A _{0R} - A _{10R}	BUSY _L	BUSY _R	
H	X	H	X	H	H	No Contention
L	Any	H	X	H	H	No Contention
H	X	L	Any	H	H	No Contention
L	≠ A _{0R} - A _{10R}	L	≠ A _{0L} - A _{10L}	H	H	No Contention
Address Arbitration With CE Low Before Address Match						
L	LV5R	L	LV5R	H	L	L-Port Wins
L	RV5L	L	RV5L	L	H	R-Port Wins
L	Same	L	Same	H	L	Arbitration Resolved
L	Same	L	Same	L	H	Arbitration Resolved
CE Arbitration With Address Match Before CE						
LL5R	= A _{0R} - A _{10R}	LL5R	= A _{0L} - A _{10L}	H	L	L-Port Wins
RL5L	= A _{0R} - A _{10R}	RL5L	= A _{0L} - A _{10L}	L	H	R-Port Wins
LW5R	= A _{0R} - A _{10R}	LW5R	= A _{0L} - A _{10L}	H	L	Arbitration Resolved
LW5R	= A _{0R} - A _{10R}	LW5R	= A _{0L} - A _{10L}	L	H	Arbitration Resolved

2693 tbl 13

NOTES:

1. X = DON'T CARE, L = LOW, H = HIGH
2. LV5R = Left Address Valid ≥ 5ns before right address.
 RV5L = Right Address Valid ≥ 5ns before left address.
 Same = Left and Right Addresses match within 5ns of each other.
 LL5R = Left CE = LOW ≥ 5ns before Right CE.
 RL5L = Right CE = LOW ≥ 5ns before Left CE.
 LW5R = Left and Right CE = LOW within 5ns of each other.

6-4-12