

HIGH-SPEED 1K x 8 FourPort™ STATIC RAM

IDT7050S IDT7050L

FEATURES:

· High-speed access

Military: 30/35/45ns (max.)

- Commercial: 25/30/35/45ns (max.)

· Low-power operation

-- IDT7050S

Active: 750mW (typ.) Standby: 10mW (typ.)

— IDT7050L

Active: 750mW (typ.) Standby: 1.5mW (typ.)

 Fully asynchronous operation from each of the four ports: P1, P2, P3, P4

 Versatile control for write-inhibit: separate BUSY input to control write-inhibit for each of the four ports

· Battery backup operation—2V data retention

TTL-compatible; single 5V (±10%) power supply

 Available in several popular hermetic and plastic packages for both through-hole and surface mount

Military product compliant to MIL-STD-883, Class B

Industrial temperature range (-40°C to +85°C) is available, tested to military electrical sspecification

DESCRIPTION:

The IDT7050 is a high-speed 1K x 8 FourPort static RAM designed to be used in systems where multiple access into a common RAM is required. This FourPort static RAM offers increased system performance in multiprocessor systems

that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.


The IDT7050 is also designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same FourPort RAM location.

The !DT7050 provides four independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by $\overline{\text{CE}}$, permits the on-chip circuitry of each port to enter a very low power standby power mode.

Fabricated using 1DT's CEMOS™ high-performance technology, this four port RAM typically operates on only 750mW of power at maximum access times as fast as 25ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 50μW from a 2V battery.

The IDT7050 is packaged in a ceramic 108-pin PGA and a plastic 132-pin quad flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM



MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1992


6-17-1

| B1 | 80 | 77 | 74 | 72 | 69 | 68 | 65 | 63 | 60 | 57 | 54 | |
|-------------------|------------------------|------------------------|----------------------|------------------|------------------------|--------------------------------|------------------|----------------------|--------------------------------|------------------------|------------------------|--|
| R/W P2 | NC | A 7 P2 | A ₅ P2 | Аз Р2 | A 0 P2 | A 0 P3 | A3 P3 | A ₅ P3 | A 7 P3 | NC | R/W P3 | |
| 84 | 83 | 78 | 76 | 73 | 70 | 67 | 64 | 61 | 59 | 56 | 53 | |
| BUSY P2 | ŌE P2 | A 8 P2 | NC | A 4 P2 | A ₁ P2 | A ₁ P3 | A4 P3 | NC | A8 P3 | OE P3 | BUSY P3 | |
| 87 | 86 | 82 | 79 | 75 | 71 | 66 | 62 | 58 | 55 | 51 | 50 | |
| A 2 P1 | A1 P1 | ÇE P2 | A9 P2 | A6 P2 | A2 P2 | A 2 P3 | A 6 P3 | Ao P3 | CE P3 | A1 P4 | A 2 P4 | |
| 90 | 88 | 85 | | | • | | | | 52 | 49 | 47 | |
| A5 P1 | А з Р1 | A o P1 | | | | | | | A ₀ P4 | A3 P4 | A5 P4 | |
| 92 | 91 | 89 | 1 | | | | | | 48 | 46 | 45 | |
| NC | A 6 P1 | A4 P1 | | | | | | A ₄ P4 | A ₆ P4 | NC | | |
| 95 | 94 | 93 | 1 | | | | | 44 | 43 | 42 | | |
| А в Р1 | A7 P1 | V cc | | | IDT | 7050 08-1 ^{(1,2,3} | | GND | A ₇ P4 | A ₈ | | |
| 96 | 97 | 98 | 1 | | GI | 08-1 | | 39 | 40 | 41 | | |
| A 9 P1 | NC | CE P1 | | | TOP | VIEW | | | CE P4 | NC | A 9 P4 | |
| 99 | 100 | 102 | 1 | | | | | | 35 | 37 | 38 | |
| R∕ W P1 | OE P1 | I/O ₀ P1 | | | | | | | GND | OE P4 | R/W P4 | |
| 101 | 103 | 106 | 1 | | | | | | 31 | 34 | 36 | |
| BUSY P1 | I/O ₁ P1 | GND | | | | | | | GND | I/O ₇ P4 | BUSY P4 | |
| 104 | 105 | 1 | 4 | 8 | 12 | 17 | 21 | 25 | 28 | 32 | 33 | |
| I/O2 P1 | I/O3 P1 | I/O ₆ P1 | Vcc | GND | Vcc | V cc | GND | Vcc | I/O ₂ P 4 | I/O5 P4 | I/O6 P4 | |
| 107 | 2 | 5 | 7 | 10 | 13 | 16 | 19 | 22 | 24 | 29 | 30 | |
| I/O4 P1 | I/O7 P1 | I/O ₀ P2 | I/O2 P2 | I/O4 P2 | I/O ₆ P2 | I/O ₁ P3 | I/O3 P3 | I/O5 P3 | I/O7 P3 | I/Oз P4 | I/O4 P 4 | |
| 108 | 3 | 6 | 9 | 11 | 14 | 15 | 18 | 20 | 23 | 26 | 27 | |
| 1/O5 P1 | NC | I/O1 P2 | I/O3 P2 | I/O5 P2 | I/O7 P2 | I/O ₀ P3 | I/O2 P3 | I/O4 P3 | 1/O ₆ P3 | I/O ₀ P4 | I/O ₁ P4 | |
| / | | | D D | E | | G | Н | J | К | L | М | |
| Α | В | U | U | _ | | _ | | | | | | |

NOTES:

Designator

- All Vcc pins must be connected to the power supply.
 All GND pins must be connected to the ground supply.
- 3. NC denotes no connect pin.



NOTES:

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. NC denotes no connect pin.

6

PIN CONFIGURATIONS

| Symbol | Pin Name |
|---|------------------------|
| Ao P1 – As P1 | Address Lines Port 1 |
| Ao P2 – Ao P2 | Address Lines - Port 2 |
| Ao P3 - A9 P3 | Address Lines - Port 3 |
| Ao P4 - Ao P4 | Address Lines - Port 4 |
| VOo P1 - VO7 P1 | Data I/O - Port 1 |
| I/O ₀ P2 – I/O ₇ P2 | Data I/O - Port 2 |
| I/O ₀ P3 – I/O ₇ P3 | Data I/O - Port 3 |
| I/Oo P4 – I/O7 P4 | Data I/O - Port 4 |
| R/W P1 | Read/Write - Port 1 |
| R∕W P2 | Read/Write - Port 2 |
| R/W P3 | Read/Write - Port 3 |
| R/W P4 | Read/Write Port 4 |
| GND | Ground |
| CE P1 | Chip Enable – Port 1 |
| CE P2 | Chip Enable - Port 2 |
| CE P3 | Chip Enable - Port 3 |
| CE P4 | Chip Enable - Port 4 |
| ŌĒ P1 | Output Enable - Port 1 |
| ŌE P2 | Output Enable - Port 2 |
| OE P3 | Output Enable – Port 3 |
| OE P4 | Output Enable – Port 4 |
| BUSY P1 | Write Disable - Port 1 |
| BUSY P2 | Write Disable - Port 2 |
| BUSY P3 | Write Disable – Port 3 |
| BUSY P4 | Write Disable - Port 4 |
| Vcc | Power |

2698 tbl 01

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Rating | Commercial | Military | Unit |
|----------------------|--|--------------|--------------|------|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | ٧ |
| TA | Operating Temperature | 0 to +70 | -55 to +125 | °C |
| TBIAS | Temperature Under Bias | -55 to +125 | -65 to +135 | °C |
| Тѕтс | Storage Temperature | -55 to +125 | -65 to +150 | °C |
| lout | DC Output Current | 50 | 50 | mA |

NOTE:

2698 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed V∞ + 0.5V.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Max. | Unit |
|--------|--------------------------|------------|------|------|
| CIN | Input Capacitance | VIN = OV | 11 | рF |
| Cout | Output Capacitance | Vout = 0V | 11 | pF |

NOTE:

2698 tbl 03

 This parameter is determined by device characterization but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient Temperature | GND | Vcc |
|------------|------------------------|-----|------------|
| Military | -55°C to +125°C | 0V | 5.0V ± 10% |
| Commercial | 0°C to +70°C | 0V | 5.0V ± 10% |

2698 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------|--------------------|---------------------|------|--------------------|------|
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | > |
| GND | Supply Voltage | 0 | 0 | 0 | ٧ |
| VIH | Input High Voltage | 2.2 | _ | 6.0 ⁽²⁾ | ٧ |
| VIL | input Low Voltage | -0.5 ⁽¹⁾ | | 0.8 | ٧ |

2698 tbl 05

- NOTE: 1. VIL (min.) = -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.5V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = 5.0V ± 10%)

| | | | IDT7 | 050S | IDT7 | | |
|--------|--------------------------------------|-----------------------------|------|------|------|------|------|
| Symbol | Parameter | Test Conditions | Min. | Max. | Min. | Max. | Unit |
| lu | Input Leakage Current ⁽⁷⁾ | Vcc = 5.5V, Vin = 0V to Vcc | _ | 10 | _ | 5 | μА |
| lLO | Output Leakage Current | CE = VIH, VOUT = 0V to VCC | | 10 | _ | 5 | μА |
| Vol | Output Low Voltage | IOL = 4mA | | 0.4 | _ | 0.4 | V |
| Vон | Output High Voltage | IOH = -4mA | 2.4 | - | 2.4 | _ | V |

2698 tbl 06

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1, 2, 6) (Vcc = 5.0V ± 10%)

| | icar | Test | | IDT7050x25 ⁽³⁾ | | IDT7050x30 | | IDT7050x35 | | IDT7050x45 | | ı |
|--|--|---|---------|--|--|--|--|---|---|--|--|--|
| Parameter | Condition | Versio | Version | | Max. | Тур. | Max. | Тур. | Max. | Тур. | Max. | Unit |
| Operating Power Supply Current | CE ≤ VIL Outputs Open | MIL. | S | _ | _ | 150 150 | 360 300 | 150 150 | 360 300 | 150 150 | 360 300 | mA |
| (All Ports Active) | $f = O^{(4)}$ | COM'L. | S L | 150 150 | 300 250 | 150 150 | 300 250 | 150 150 | 300 250 | 150 150 | 300 250 | |
| Dynamic Operating Current | CE ≤ VIL Outputs Open | MIL. | S | _ | _ | 220 190 | 400 335 | 210 180 | 395 330 | 195 170 | 390 325 | mA |
| (All Ports Active) | f = fMAX ⁽⁵⁾ | COM'L. | S L | 225 195 | 350 305 | 220 190 | 340 295 | 210 180 | 335 290 | 195 170 | 330 285 | |
| Standby Current (All Ports — TTL | CE ≥ VIH f = fMAX ⁽⁵⁾ | MIL. | S | _ | _ | 45 40 | 115 85 | 40 35 | 110 80 | 35 30 | 105 75 | mA |
| Level Inputs) | | COM'L. | S | 60 50 | 85 70 | 45 40 | 80 65 | 40 35 | 75 60 | 35 30 | 70 55 | |
| Full Standby Current (All Ports — All | All Ports CE ≥ Vcc - 0.2V | MIL. | SL | _ | _ | 1.5 .3 | 30 4.5 | 1.5 .3 | 30 4.5 | 1.5 .3 | 30 4.5 | mA |
| CMOS Level Inputs) | $VIN \ge VCC - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(4)}$ | COM'L. | S | 1.5 .3 | 15 1.5 | 1.5 | 15 1.5 | 1.5 .3 | 15 1.5 | 1.5 .3 | 15 1.5 | |
| | Operating Power Supply Current (All Ports Active) Dynamic Operating Current (All Ports Active) Standby Current (All Ports — TTL Level Inputs) Full Standby Current (All Ports — All | Operating Power Supply Current (All Ports Active) Dynamic Operating Current (All Ports Active) Standby Current (All Ports — TTL Level Inputs) Full Standby Current (All Ports — All CMS Level Inputs) $CE \le VIL$ Outputs Open $f = fMAX^{(5)}$ $CE \ge VIH$ $f = fMAX^{(5)}$ | | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | Operating Power Supply Current CE ≤ VIL Outputs Open MIL. S — — — — — — — — — — — — — — — — — — — | Operating Power Supply Current CE ≤ VIL Outputs Open MIL. S — — — — — — — — — — — — — — — — — — — | Operating Power Supply Current Supply Current (All Ports Active) CE ≤ VIL Outputs Open f = 0 ⁽⁴⁾ MIL. S | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | Operating Power Supply Current Supply Current (All Ports Active) CE ≤ VIL Outputs Open (All Ports Active) MIL. S — — — 150 300 150 300 150 300 150 300 150 300 150 300 150 300 150 300 150 300 150 300 150 300 150 300 150 300 150 300 150 250 150 2 |

NOTES:

- "x" in part number indicates power rating (S or L).
- 2. Vcc = 5V, Ta = +25°C for Typ.
- 0°C to +70°C temperature range only.
- f = 0 means no address or control lines change.
- 5. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 6. For the case of one port, divide the appropriate current by four.
- At Vcc≤2.0V input leakages are undefined.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VLC = 0.2V. VHC = VCC - 0.2V

| Symbol | Parameter | Test Cond | ition | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|---------------------|--------------------------------------|--------------------|--------|--------------------|---------------------|------|------|
| VDR | Vcc for Data Retention | Vcc = 2V | 2.0 | _ | _ | ٧ | |
| ICCDR | Data Retention Current | CE ≥ VHC | MIL. | | 25 | 1800 | μА |
| | | Vin ≥ VHC or ≤ VLC | COM'L. | _ | 25 | 600 | |
| tcdr ⁽³⁾ | Chip Deselect to Data Retention Time | | | 0 | | | ns |
| tR ⁽³⁾ | Operation Recovery Time | | | tRC ⁽²⁾ | _ | _ | ns |


NOTES:

- 1. Vcc = 2V, TA = +25°C
- 2. trc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

2698 tbl 08

6-17-5

LOW Vcc DATA RETENTION WAVEFORM



AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
|-------------------------------|-------------------|
| Input Rise/Fall Times | 5ns |
| Input Timing Reference Levels | 1.5V |
| Output Reference Levels | 1.5V |
| Output Load | See Figures 1 & 2 |
| | 2698 tbi 05 |




Figure 1. Equivalent Output Load




Figure 2. Output Load (for tLZ, tHZ, tWZ, tOW)

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| | ING TEMPERATURE AND GO | IDT7050S25 ^(1,3) IDT7050L25 ^(1,3) | | IDT7050S30 IDT7050L30 | | IDT7050S35 IDT7050L35 | | IDT7050S45 IDT7050L45 | | | |
|---------|--|--|------|--------------------------|----------|--------------------------|------|--------------------------|------|------|--|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit | |
| READ CY | CLE | | | | | | | | | | |
| tRC | Read Cycle Time | 25 | _ | 30 | _ | 35 | | 45 | _ | ns | |
| taa | Address Access Time | 1 | 25 | | 30 | | 35 | | 45 | ns | |
| tace | Chip Enable Access Time | T - | 25 | | 30 | T | 35 | <u>L</u> | 45 | ns | |
| tage | Output Enable Access Time | T - | 15 | | 20 | | 25 | <u> </u> | 30 | ns | |
| ton | Output Hold from Address Change | 0 | | 0 | _ | 0 | | 0 | | ns | |
| tLZ | Output Low Z Time ^(1, 2) | 3 | | 3 | - | 5 | | 5 | | ns | |
| tHZ | Output High Z Time ^(1, 2) | T | 15 | _ | 15 | Τ- | 15 | | 20 | ns | |
| tpu | Chip Enable to Power Up Time ⁽²⁾ | 0 | | 0 | - | 0 | T- | 0 | | ns | |
| tPD tPD | Chip Disable to Power Down Time ⁽²⁾ | 1 - | 20 | — | 30 | T- | 50 | | 50 | ns | |

NOTES:


Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).

This parameter is guaranteed but not tested.


0°C to +70°C temperature range only.

2698 tbl 10

TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT(1, 3)



NOTES:

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled, $\overline{CE} = V_{IL}$.

 3. Addresses valid prior to or coincident with \overline{CE} transition low.

 4. $\overline{OE} = V_{IL}$.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| | ING TEMPERATURE AND GOT | IDT705 | 0S25 ⁽⁷⁾ 0L25 ⁽⁷⁾ | | 50S30 50L30 | | 50S35 50L35 | IDT7050S45 IDT7050L45 | | |
|---------|---|--------|--|------|----------------|------|----------------|--------------------------|----------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | MIn. | Max. | Min. | Max. | Unit |
| WRITE C | YCLE | | | | | | | | | , |
| twc | Write Cycle Time | 25 | | 30 | | 35 | | 45 | | ns |
| tew | Chip Enable to End of Write | 20 | | 25 | _ | 30 | | 35 | | ns |
| taw | Address Valid to End of Write | 20 | _ | 25 | 1 | 30 | _ | 35 | | ns |
| tas | Address Set-up Time | 0 | | 0 | | 0 | | 0 | | ns |
| twp | Write Pulse Width ⁽³⁾ | 20 | | 25 | | 30 | | 35 | | ns |
| twn | Write Recovery Time | 5 | _ | 5 | | 5 | | 5 | | ns |
| tow | Data Valid to End of Write | 15 | | 15 | _ | 20 | | 20 | | ns |
| tHZ | Output High Z Time ^(1, 2) | _ | 15 | | 15 | | 15 | | 20 | ns |
| tDH | Data Hold Time | 0 | | 0 | | 0 | | 0 | | ns |
| twz | Write Enabled to Output in High Z ^(1, 2) | | 15 | _ | 15 | _ | 15 | | 20 | ns |
| tow | Output Active from End of Write ^(1, 2) | 0 | _ | 0 | - | 0 | _ | 0 | | ns |
| twod | Write Pulse to Data Delay ⁽⁴⁾ | T - | 45 | _ | 50 | l — | 55 | | 65 | ns |
| topo | Write Data Valid to Read Data Delay(4) | T- | 35 | | 40 | _ | 45 | | 55 | ns |
| BUSY IN | PUT TIMING | | | | | | | | | , |
| twB | Write to BUSY ⁽⁵⁾ | 0 | | 0 | _ | 0 | | 0 | <u> </u> | ns |
| twH | Write Hold After BUSY ⁽⁶⁾ | 15 | | 20 | T | 20 | | 20 | _ | ns |

NOTES:

2698 tbl 11


1. Transition is measured £500mV from low or high impedance voltage with load (Figures 1 and 2).

2. This parameter is guaranteed but not tested.


3. Specified for $\overline{\text{OE}}$ at high (refer to "Timing Waveform of Write Cycle", Note 7).

- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
- 5. To ensure that the write cycle is inhibited during contention.
- To ensure that a write cycle is completed after contention.
- 7. 0°C to +70°C temperature range only.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1, 2, 3, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING^(1, 2, 3, 5)




NOTES:

- R/W or CE must be high during all address transitions.
- A write occurs during the overlap (tew or twp) of a low CE and a low R/W.
 twn is measured from the earlier of CE or R/W going high to the end of write cycle.
- During this period, the I/O pins are in the output state, and input signals must not be applied.

 If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested
- 7. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two

6


TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1, 2, 3)



NOTES:

- Assume BUSY input at HI and CE at LO for the writing port.
- 2. Write cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for any of the reading ports which has its OE at LO.

TIMING WAVEFORM OF WRITE WITH BUSY INPUT



FUNCTIONAL DESCRIPTION

The IDT7050 provides four ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below.

TABLE I - READ/WRITE CONTROL

| Any Port ⁽¹⁾ | | | | |
|-------------------------|----|----|---------|--|
| R/W | CE | ŌĒ | D0-7 | Function |
| Х | Н | Х | Z | Port Disabled and in Power Down Mode |
| х | Н | X | Z | CEP1 = CEP2 = CEP3 = CEP4 = H Power Down Mode, ISB1 or ISB |
| L | L | х | DATAIN | Data on port written into memory ^(2, 3) |
| Н | L | L | DATAOUT | Data in memory output on port |
| X | Х | Н | Z | High impedance outputs |

NOTES:

2698 tbl 12

- 1. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance
- 2. If BUSY = LOW, data is not written.
- For valid write operation, no more than one port can write to the same address location at the same time.

10