



- *Fast 12ns clock to data out*
- *Self-timed write allows fast cycle times*
- *17ns cycle times, 58MHz operation*
- ◆ **TTL-compatible, single 5V ($\pm 10\%$) power supply**
- ◆ **Clock Enable feature**
- ◆ **Guaranteed data output hold times**
- ◆ **Available in 68-pin PGA, PLCC, and 80-pin TQFP**
- ◆ **Military product compliant to MIL-PRF-38535 QML**
- ◆ **Industrial temperature range (-40°C to +85°C) is available for selected speeds.**
- ◆ **Recommended for replacement of IDT7099 (4K x 9) if separate 9th bit data control signals are not required.**

3490 drw 01

Description

The IDT70914 is a high-speed 4K x 9 bits synchronous Dual-Port RAM. The memory array is based on Dual-Port memory cells to allow simultaneous access from both ports. Registers on control, data, and address inputs provide low set-up and hold times. The timing latitude provided by this approach allow systems to be designed with very short cycle times. With an input data register, this device has been optimized for applications having unidirectional data flow or bi-directional data flow in bursts.


The IDT70914 utilizes a 9-bit wide data path to allow for parity at the user's option. This feature is especially useful in data communication applications where it is necessary to use a parity bit for transmission/

reception error checking.

Fabricated using IDT's CMOS high-performance technology, these Dual-Ports typically operate on only 850mW of power at maximum high-speed clock-to-data output times as fast as 12ns. An automatic power down feature, controlled by $\overline{CE}$, permits the on-chip circuitry of each port to enter a very low standby power mode.



The IDT70914 is packaged in a 68-pin PGA, 68-pin PLCC, and an 80-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited for military temperature applications demanding the highest level of performance and reliability.

Pin Configurations^(1,2,3)



NOTES:

1. All Vcc pins must be connected to power supply.
2. All ground pins must be connected to ground supply.
3. Package body is approximately 1.18 in x 1.18 in x .16 in.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

Pin Configuration^(1,2,3) (con't.)**NOTES:**

1. All Vcc pins must be connected to power supply.
2. All ground pins must be connected to ground supply.
3. J68-1 package body is approximately .95 in x .95 in x .17 in.
PN80-1 package body is approximately 14mm x 14mm x 1.4mm.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Military	Unit
$V_{TERM}^{(2)}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$V_{TERM}^{(2)}$	Terminal Voltage	-0.5 to V_{CC}	-0.5 to V_{CC}	V
T_{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T_{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I_{OUT}	DC Output Current	50	50	mA

NOTES:

3490 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed $V_{CC} + 10\%$ for more than 25% of the cycle time or 10ns maximum, and is limited to $\leq 20mA$ for the period of $V_{TERM} \geq V_{CC} + 10\%$.

Capacitance**($T_A = +25^\circ C$, $f = 1.0MHz$) TQFP Only**

Symbol	Parameter	Conditions	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 3dV$	8	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 3dV$	9	pF

3490 tbl 04

NOTES:

- These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

Maximum Operating Temperature and Supply Voltage^(1,2)

Grade	Ambient Temperature	GND	V_{CC}
Military	-55°C to +125°C	0V	5.0V $\pm$ 10%
Commercial	0°C to +70°C	0V	5.0V $\pm$ 10%
Industrial	-40°C to +85°C	0V	5.0V $\pm$ 10%

3490 tbl 02

NOTES:

- This is the parameter T_A .
- Industrial temperature: for specific speeds, packages and powers contact your

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V_{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V_{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

3490 tbl 03

NOTES:

- $V_{IL} \geq -1.5V$ for pulse width less than 10ns.
- V_{TERM} must not exceed $V_{CC} + 10\%$.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	70914S		Unit
			Min.	Max.	
$ I_{IL} $	Input Leakage Current ⁽¹⁾	$V_{CC} = 5.5V$, $V_{IN} = 0V$ to V_{CC}	—	10	μA
$ I_{OL} $	Output Leakage Current	$\overline{CE} = V_{IH}$, $V_{OUT} = 0V$ to V_{CC}	—	10	μA
V_{OL}	Output Low Voltage	$I_{OL} = +4mA$	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4mA$	2.4	—	V

3490 tbl 05

NOTE:

- At $V_{CC} \leq 2.0V$, input leakages are undefined

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(4,5) ($V_{CC} = 5V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	70914S12 Com'l Only		70914S15 Com'l Only		Unit
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE_L}$ and $\overline{CE_R} = V_{IL}$, Outputs Open $f = f_{MAX}^{(1)}$	COM'L	190	310	180	300	mA
			MIL & IND	—	—	—	—	
I _{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE_L}$ and $\overline{CE_R} = V_{IH}$ $f = f_{MAX}^{(1)}$	COM'L	95	150	90	140	mA
			MIL & IND	—	—	—	—	
I _{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^*A = V_{IL}$ and $\overline{CE}^*B = V_{IH}^{(3)}$ Active Port Outputs Open, $f = f_{MAX}^{(1)}$	COM'L	170	220	160	210	mA
			MIL & IND	—	—	—	—	
I _{SB3}	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports $\overline{CE_R}$ and $\overline{CE_L} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0^{(2)}$	COM'L	10	15	10	15	mA
			MIL & IND	—	—	—	—	
I _{SB4}	Full Standby Current (One Port - All CMOS Level Inputs)	$\overline{CE}^*A \leq 0.2V$ and $\overline{CE}^*B \geq V_{CC} - 0.2V^{(3)}$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, Active Port Outputs Open $f = f_{MAX}^{(1)}$	COM'L	165	210	155	200	mA
			MIL & IND	—	—	—	—	

3490 tbl 06a

Symbol	Parameter	Test Condition	Version	70914S20 Com'l & Military		70914S25 Military Only		Unit
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE_L}$ and $\overline{CE_R} = V_{IL}$, Outputs Open $f = f_{MAX}^{(1)}$	COM'L	170	290	—	—	mA
			MIL & IND	170	310	160	290	
I _{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE_L}$ and $\overline{CE_R} = V_{IH}$ $f = f_{MAX}^{(1)}$	COM'L	85	130	—	—	mA
			MIL & IND	85	140	80	130	
I _{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^*A = V_{IL}$ and $\overline{CE}^*B = V_{IH}^{(3)}$ Active Port Outputs Open, $f = f_{MAX}^{(1)}$	COM'L	150	200	—	—	mA
			MIL & IND	150	210	140	200	
I _{SB3}	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports $\overline{CE_R}$ and $\overline{CE_L} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0^{(2)}$	COM'L	10	15	—	—	mA
			MIL & IND	10	20	10	20	
I _{SB4}	Full Standby Current (One Port - All CMOS Level Inputs)	$\overline{CE}^*A \leq 0.2V$ and $\overline{CE}^*B \geq V_{CC} - 0.2V^{(3)}$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, Active Port Outputs Open $f = f_{MAX}^{(1)}$	COM'L	145	190	—	—	mA
			MIL & IND	145	200	135	190	

3490 tbl 06b


NOTES:

- At f_{MAX} , address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/t_{cy}, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- $f = 0$ means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- $V_{CC} = 5V$, $T_A = 25^\circ C$ for Typ, and are not production tested. I_{CC DC} = 150mA (Typ).
- Industrial temperature: for specific speeds, packages and powers contact your sales office.

AC Test Conditions


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

3490 tbi 07



3490 drw 05


Figure 1. AC Output Test load.



3490 drw 06

Figure 2. Output Test Load
(For tCKLZ, tCKHZ, tOLZ, and tOHZ).

*Including scope and jig.



3490 drw 07

Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)⁽³⁾

(Commercial: $V_{CC} = 5V \pm 10\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$; Military: $V_{CC} = 5V \pm 10\%$, $T_A = -55^{\circ}C$ to $+125^{\circ}C$)

Symbol	Parameter	70914S12 Com'l Only		70914S15 Com'l Only		Unit
		Min.	Max.	Min.	Max.	
t _{CYC}	Clock Cycle Time	17	—	20	—	ns
t _{CH}	Clock High Time	6	—	6	—	ns
t _{CL}	Clock Low Time	6	—	6	—	ns
t _{CD}	Clock High to Output Valid	—	12	—	15	ns
t _S	Registered Signal Set-up Time	4	—	4	—	ns
t _H	Registered Signal Hold Time	1	—	1	—	ns
t _{DC}	Data Output Hold After Clock High	3	—	3	—	ns
t _{CKLZ}	Clock High to Output Low-Z ^(1,2)	2	—	2	—	ns
t _{CKHZ}	Clock High to Output High-Z ^(1,2)	—	7	—	7	ns
t _{OE}	Output Enable to Output Valid	—	7	—	8	ns
t _{OLZ}	Output Enable to Output Low-Z ^(1,2)	0	—	0	—	ns
t _{OHZ}	Output Disable to Output High-Z ^(1,2)	—	7	—	7	ns
t _{SC}	Clock Enable, Disable Set-up Time	4	—	4	—	ns
t _{HC}	Clock Enable, Disable Hold Time	2	—	2	—	ns
Port-to-Port Delay						
t _{WDD}	Write Port Clock High to Read Data Delay	—	25	—	30	ns
t _{CS}	Clock-to-Clock Setup Time	—	13	—	15	ns

3490 tbl 08a


Symbol	Parameter	70914S20 Com'l & Military		70914S25 Military Only		Unit
		Min.	Max.	Min.	Max.	
t _{CYC}	Clock Cycle Time	20	—	25	—	ns
t _{CH}	Clock High Time	8	—	10	—	ns
t _{CL}	Clock Low Time	8	—	10	—	ns
t _{CD}	Clock High to Output Valid	—	20	—	25	ns
t _S	Registered Signal Set-up Time	5	—	6	—	ns
t _H	Registered Signal Hold Time	1	—	1	—	ns
t _{DC}	Data Output Hold After Clock High	3	—	3	—	ns
t _{CKLZ}	Clock High to Output Low-Z ^(1,2)	2	—	2	—	ns
t _{CKHZ}	Clock High to Output High-Z ^(1,2)	—	9	—	12	ns
t _{OE}	Output Enable to Output Valid	—	10	—	12	ns
t _{OLZ}	Output Enable to Output Low-Z ^(1,2)	0	—	0	—	ns
t _{OHZ}	Output Disable to Output High-Z ^(1,2)	—	9	—	11	ns
t _{SC}	Clock Enable, Disable Set-up Time	5	—	6	—	ns
t _{HC}	Clock Enable, Disable Hold Time	2	—	2	—	ns
Port-to-Port Delay						
t _{WDD}	Write Port Clock High to Read Data Delay	—	35	—	45	ns
t _{CS}	Clock-to-Clock Setup Time	—	15	—	20	ns

3490 tbl 08b

NOTES:


1. Transition is measured $\pm 200mV$ from Low or High impedance voltage with the Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. Industrial temperature: for specific speeds, packages and powers contact your sales office.

Timing Waveform of Read Cycle, Either Side



3490 drw 08


Timing Waveform of Write with Port-to-Port Read^(2,3,4)




3490 drw 09

NOTES:

1. Transition is measured $\pm 200\text{mV}$ from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. $\overline{\text{CEL}} = \overline{\text{CER}} = \text{VIL}$, $\overline{\text{CLKENL}} = \overline{\text{CLKENR}} = \text{VIL}$.
3. $\overline{\text{OE}} = \text{VIL}$ for the reading port, port 'B'.
4. All timing is the same for left and right ports. Ports 'A' may be either the left or right port. Port 'B' is opposite from port 'A'.
5. If $t_{\text{CCS}} \leq$ maximum specified, then data from right port READ is not valid until the maximum specified for t_{CWD} .
If $t_{\text{CCS}} >$ maximum specified, then data from right port READ is not valid until $t_{\text{CCS}} + t_{\text{CD}}$. t_{CWD} does not apply in this case.

Timing Waveform of Read-to-Write Cycle No. 1^(1,2) ($t_{CYC} = \text{min.}$)

3490 drw 10

Timing Waveform of Read-to-Write Cycle No. 2⁽⁴⁾ ($t_{CYC} > \text{min.}$)

3490 drw 11

NOTES:

1. For $t_{CYC} = \text{min.}$; data out coincident with the rising edge of the subsequent write clock can occur. To ensure writing to the correct address location, the write must be repeated on the second write clock rising edge. If $\overline{CE} = V_{IL}$, invalid data will be written into array. The $An+1$ must be rewritten on the following cycle.
2. $\overline{OE}$ LOW throughout.
3. Transition is measured $\pm 200\text{mV}$ from Low or High-impedance voltage with the Output Test Load (Figure 2).
4. For $t_{CYC} > \text{min.}$; $\overline{OE}$ may be used to avoid data out coincident with the rising edge of the subsequent write clock. Use of $\overline{OE}$ will eliminate the need for the write to be repeated.

Functional Description

The IDT70914 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide very short set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing.

The internal write pulse width is dependent on the LOW to HIGH

transitions of the clock signal allowing the shortest possible realized cycle times. Clock enable inputs are provided to stall the operation of the address and data input registers without introducing clock skew for very fast interleaved memory applications.

A HIGH on the $\overline{CE}$ input for one clock cycle will power down the internal circuitry to reduce static power consumption.

Truth Table I: Read/Write Control⁽¹⁾

Inputs				Outputs	Mode
Synchronous ⁽³⁾			Asynchronous		
CLK	$\overline{CE}$	$R/\overline{W}$	$\overline{OE}$	I/O0-8	
↑	H	X	X	High-Z	Deselected, Power-Down
↑	L	L	X	DATA _{IN}	Selected and Write Enabled
↑	L	H	L	DATA _{OUT}	Read Selected and Data Output Enable Read
↑	X	X	H	High-Z	Outputs Disabled

3490 tbl 09

Truth Table II: Clock Enable Function Table⁽¹⁾


Mode	Inputs		Register Inputs		Register Outputs ⁽⁴⁾	
	CLK ⁽³⁾	$\overline{CLKEN}$ ⁽²⁾	ADDR	DATA _{IN}	ADDR	DATA _{OUT}
Load "1"	↑	L	H	H	H	H
Load "0"	↑	L	L	L	L	L
Hold (do nothing)	↑	H	X	X	NC	NC
	X	H	X	X	NC	NC

3490 tbl 10

NOTES:

1. 'H' = HIGH voltage level steady state, 'h' = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition, 'L' = LOW voltage level steady state 'l' = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition, 'X' = Don't care, 'NC' = No change
2. $\overline{CLKEN}$ = V_{IL} must be clocked in during Power-Up.
3. Control signals are initiated and terminated on the rising edge of the CLK, depending on their input level. When $\overline{R/W}$ and $\overline{CE}$ are LOW, a write cycle is initiated on the LOW-to-HIGH transition of the CLK. Termination of a write cycle is done on the next LOW-to-HIGH transition of the CLK.
4. The register outputs are internal signals from the register inputs being clocked in or disabled by $\overline{CLKEN}$.

Ordering Information



3490 drw 12

NOTE:

1. Industrial temperature range is available on selected TQFP packages in standard power.
 For specific speeds, packages and powers contact your sales office.

Datasheet Document History

3/10/99: Initiated datasheet document history
 Converted to new format
 Cosmetic and typographical corrections
 Page 2 and 3 Added additional notes to pin configurations



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054


for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
 www.idt.com

for Tech Support:
 831-754-4613
 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.


PIN GRID ARRAY

DCN	REV	DESCRIPTION	DATE	APPROVAL
17104	01	UPDATED TO STANDARDIZE DRAWING	12/21/89	<i>S Thomas</i>








NOTES: (UNLESS OTHERWISE SPECIFIED)

1. ALL DIMENSIONS ARE IN INCHES.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS.
5. CHAMFERRED CORNERS ARE IDT'S OPTION.

				CONFIGURATION		EXCEPTIONS							
				MIL-M-38510		LARGE OUTLINE P-AC		NONE					
				JEDEC		MO-067-AC		NONE					
DWG #		G68-1		TOLERANCES UNLESS OTHERWISE SPECIFIED FRAC DEC ANGLES ± - ± - ± -		 Integrated Device Technology, Inc. 3236 Scott Blvd., Santa Clara, CA 95051 (408) 727-6116 FAX: (408) 727-2328							
SYMBOL		MIN								MAX			
A		.070								.145			
øB		.016								.020			
øB1										.080			
øB2		.040		.060									
D/E		1.140		1.180									
D1/E1		1.000 BSC				APPROVALS		DATE					
e		.100 BSC				DRAWN <i>Ad</i>		01/90					
L		.120		.140		CHECKED							
M		11											
N		68											
Q		.040		.060									
						SCALE		SIZE		DRAWING NO.		REV	
						N/A		A		PSC-2075		01	
										DO NOT SCALE DRAWING		SHEET 41	

PACKAGE DIAGRAM OUTLINES
PLCC

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
27847	06	REDRAW TO JEDEC FORMAT	03/15/95	



DETAIL A

TOLERANCES UNLESS SPECIFIED			Integrated Device Technology, Inc.	
DECIMAL	ANGULAR		2975 Stander Way, Santa Clara, CA 95054	
XXX	±		PHONE: (408) 727-8118	
XXXX			FAX: (408) 492-8874 TWR: 910-338-2070	
XXXXX				
APPROVALS	DATE	TITLE		
DRAWN <i>Ad</i>	06/15/98	PL PACKAGE OUTLINE		
CHECKED		SQUARE PLCC		
		.050 PITCH		
		SIZE	DRAWING NO.	REV
		C	PSC-4008	06
DO NOT SCALE DRAWING				

83

PACKAGE DIAGRAM OUTLINES

PLCC (Continued)

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
27647	06	REDRAW TO JEDEC FORMAT	03/15/95	

SYMBOL	DWG # J28-1			NOTE	DWG # J44-1			NOTE	DWG # J52-1			NOTE	DWG # J68-1			NOTE	DWG # J84-1			NOTE
	JEDEC VARIATION				JEDEC VARIATION				JEDEC VARIATION				JEDEC VARIATION				JEDEC VARIATION			
	AB				AC				AD				AE				AF			
	MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX	
A	.165	.172	.180		.165	.172	.180		.165	.172	.180		.165	.172	.180		.165	.172	.180	
A1	.095	.105	.115		.095	.105	.115		.095	.105	.115		.095	.105	.115		.095	.105	.115	
A2	.062	-	.083		.062	-	.083		.062	-	.083		.062	-	.083		.059	-	.080	
D	.485	.490	.495		.685	.690	.695		.785	.790	.795		.985	.990	.995		1.185	1.190	1.195	
D1	.450	.453	.456	3,4	.650	.653	.656	3,4	.750	.753	.756	3,4	.950	.953	.956	3,4	1.150	1.154	1.156	3,4
D2	.195	.205	.215	5	.295	.305	.315	5	.345	.355	.365	5	.445	.455	.465	5	.545	.555	.565	5
E	.485	.490	.495		.685	.690	.695		.785	.790	.795		.985	.990	.995		1.185	1.190	1.195	
E1	.450	.453	.456	3,4	.650	.653	.656	3,4	.750	.753	.756	3,4	.950	.953	.956	3,4	1.150	1.154	1.156	3,4
E2	.191	.205	.219	5	.291	.305	.319	5	.341	.355	.369	5	.441	.455	.469	5	.541	.555	.569	5
N	28				44				52				68				84			

NOTES:


- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- △ DATUMS [A-B] AND [D-] TO BE DETERMINED AT DATUM PLANE [H-]
- △ DIMENSIONS D1 AND E1 ARE TO BE DETERMINED AT DATUM PLANE [H-]
- △ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .010 PER SIDE. D1 AND E1 ARE BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- △ DIMENSIONS D2 AND E2 ARE TO BE DETERMINED AT SEATING PLANE [C-] CONTACT POINT
- △ DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- △ LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .007 TOTAL MAXIMUM PER LEAD
- △ EXACT SHAPE OF EACH CORNER IS OPTIONAL
- △ THESE DIMENSIONS DETERMINE THE MAXIMUM ANGLE OF THE LEAD FOR SOCKET APPLICATIONS
- 10 ALL DIMENSIONS ARE IN INCHES
- △ THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-018, VARIATION AB, AC, AD, AE & AF. EXCEPTIONS: JEDEC MAXIMUM BASE METAL LEAD WIDTH IS .018

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Stoner Way, Santa Clara, CA 95054 PHONE: (408) 727-8118 FAX: (408) 492-8674 TWS: 910-338-2070	
DECIMAL	ANGULAR		
XX±	±		
XXX±			
XXXX±			
APPROVALS		DATE	TITLE
DRAWN	dd	05/15/95	PL PACKAGE OUTLINE
CHECKED			SQUARE PLCC
			.050 PITCH
SIZE	DRAWING No.	REV	
C	PSC-4008	06	
DO NOT SCALE DRAWING			

PACKAGE DIAGRAM OUTLINES
PLCC (Continued)

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
27647	06	REDRAW TO JEDEC FORMAT	03/15/95	

LAND PATTERN DIMENSIONS




	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
P	.520	.528	.720	.728	.820	.828	1.020	1.028	1.220	1.228
P1	.354	.362	.554	.562	.654	.662	.854	.862	1.054	1.062
P2	.300 BSC		.500 BSC		.600 BSC		.800 BSC		1.000 BSC	
N	28		44		52		68		84	

TOLERANCES UNLESS SPECIFIED DECIMAL ANGULAR XX.X ± XXXX.X XXXX.X		 Integrated Device Technology, Inc. 2975 Stender Way, Santa Clara, CA 95054 PHONE: (408) 727-8118 FAX: (408) 482-8874 TWS: 910-338-2070	
APPROVALS	DATE	TITLE	
DRWN <i>Ad</i>	08/15/88	PL PACKAGE OUTLINE	
CHECKED		SQUARE PLCC	
		.050 PITCH	
SIZE	DRAWING No.	REV	
C	PSC-4008	06	
DO NOT SCALE DRAWING			



PACKAGE DIAGRAM OUTLINES TQFP

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
22167	00	INITIAL RELEASE	03/12/92	T. VU
23823	01	ADD 80 & 100 LD	02/26/93	T. VU
24911	02	ADD 120 LD	10/06/93	T. VU
27384	03	REDRAW TO JEDEC FORMAT	12/10/94	




EVEN LEAD SIDES



ODD LEAD SIDES



DETAIL A



DETAIL B



DETAIL C

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc.	
DECIMAL	ANGULAR	2875 Slender Way, Santa Clara, CA 95054	
XXX	±	PHONE: (408) 727-6118	
XXXX		FAX: (408) 482-0674	
XXXXX		TW: 910-338-2070	
APPROVALS	DATE	TITLE	REV
DRN	03/12/92	PN PACKAGE OUTLINE	
CHECKED		14.0 X 14.0 X 1.4 mm TQFP	
		1.00/.10 FORM	
		SIZE	REV
		C	03
		DRAWING No.	
		PSC-4036	
		DO NOT SCALE DRAWING	

PACKAGE DIAGRAM OUTLINES TQFP (Continued)


DWG #				PN64-1				DWG #				PN80-1				DWG #				PN100-1				DWG #				PN120-1			
SYMBOL	JEDEC VARIATION						NOTE	JEDEC VARIATION						NOTE	JEDEC VARIATION						NOTE	JEDEC VARIATION						NOTE			
	BP							BQ							BR							BS									
	MIN		NOM		MAX			MIN		NOM		MAX			MIN		NOM		MAX			MIN		NOM		MAX					
	MIN	NOM	MAX	MIN	NOM	MAX		MIN	NOM	MAX	MIN	NOM	MAX		MIN	NOM	MAX	MIN	NOM	MAX											
A	—	—	1.60				—	—	1.60				—	—	1.60				—	—	1.60				—	—	1.60				
A1	.05	.10	.15				.05	.10	.15				.05	.10	.15				.05	.10	.15				.05	.10	.15				
A2	1.35	1.40	1.45				1.35	1.40	1.45				1.35	1.40	1.45				1.35	1.40	1.45				1.35	1.40	1.45				
D	16.00 BSC			4			16.00 BSC			4			16.00 BSC			4			16.00 BSC			4			16.00 BSC			4			
D1	14.00 BSC			5,2			14.00 BSC			5,2			14.00 BSC			5,2			14.00 BSC			5,2			14.00 BSC			5,2			
E	16.00 BSC			4			16.00 BSC			4			16.00 BSC			4			16.00 BSC			4			16.00 BSC			4			
E1	14.00 BSC			5,2			14.00 BSC			5,2			14.00 BSC			5,2			14.00 BSC			5,2			14.00 BSC			5,2			
N	64						80						100						120												
e	.80 BSC						.65 BSC						.50 BSC						.40 BSC												
b	.30	.37	.45	7			.22	.32	.38	7			.17	.22	.27	7			.13	.18	.23	7									
b1	.30	.35	.40				.22	.30	.33				.17	.20	.23				.13	.16	.19										
ccc	—	—	.10				—	—	.10				—	—	.08				—	—	.08				—	—	.08				
ddd	—	—	.20				—	—	.13				—	—	.08				—	—	.07				—	—	.07				

NOTES:

- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- DATUMS [A-B] AND [D-] TO BE DETERMINED AT DATUM PLANE [H-]
- DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE [C-]
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.
- EXACT SHAPE OF EACH CORNER IS OPTIONAL
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- ALL DIMENSIONS ARE IN MILLIMETERS
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATION BP, BQ, BR & BS

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
22167	00	INITIAL RELEASE	03/12/92	T. VU
23823	01	ADD 80 & 100 LD	02/28/93	T. VU
24911	02	ADD 120 LD	10/06/93	T. VU
27384	03	REDRAW TO JEDEC FORMAT	11/18/94	

LAND PATTERN DIMENSIONS



	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
P	16.80	17.00	16.80	17.00	16.80	17.00	16.80	17.00
P1	13.80	14.00	13.80	14.00	13.80	14.00	13.80	14.00
P2	12.00	BSC	12.35	BSC	12.00	BSC	11.60	BSC
X	.40	.60	.30	.50	.30	.40	.20	.30
e	.80	BSC	.65	BSC	.50	BSC	.40	BSC
N	64		80		100		120	

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Stander Way, Santa Clara, CA 95054 PHONE: (408) 727-8116 FAX: (408) 492-8874 TWS: 910-338-2070	
DECIMAL	ANGULAR		
XXX.X	°		
XXXX.X			
APPROVALS	DATE	TITLE	
DRAWN	03/12/92	PN PACKAGE OUTLINE	
CHECKED		14.0 X 14.0 X 1.4 mm TQFP	
		1.00/10 FORM	
		SIZE	REV
		C	03
		DO NOT SCALE DRAWING	