



Integrated Device Technology, Inc.

VERY LOW POWER CMOS SRAM FOR NOTEBOOK/LAPTOP CACHE 256K (32K x 8-BIT)

**IDT71256SL
IDT71256L**

T-46-23-13

FEATURES:

- Optimized for 16/32bit notebook/laptop cache at 20 and 25MHz
- Very-low standby current (maximums):
 - 3.0mA standby
 - 0.4mA full standby (L)
 - 1.0mA full standby (SL)
- Fast access times:
 - 25/35ns
- Battery-backup operation: 2V data retention
 - 120uA data retention current (max.)
- Small package for space-efficient layouts:
 - 28-pin 300 mil SOJ
- Ideal configuration for large cache sizes, with minimum space and minimum power:
 - 32K x 8
- Produced with advanced high-performance CMOS technology
- Static operation: no clocks or refresh required
- Input and output are TTL-compatible
- Single 5V(+/-10%) power supply

DESCRIPTION:

The IDT71256SL/L is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.

Both versions (SL and L) have outstanding low power characteristics, but differ slightly in dynamic and full standby currents, giving the designer flexibility to choose the one that fits his application better.

Address access times of 25, and 35ns are ideal for 16 and 32-bit notebook and laptop cache designs running at 20 and 25MHz. For instance, two of these SRAMs interface directly to many 386 notebook cache controllers to form a 64kB cache.


When the power management logic puts these SRAMs in standby mode, their very low power characteristics contribute to extended battery life.

When CS goes high, the SRAM will automatically go to a low power standby mode and will remain in standby as long as CS remains high. Furthermore, under full standby mode (CS at CMOS level, f=0), power consumption is guaranteed to always be less than 2mW (L version) and typically will be much smaller.

These SRAMs also offer battery-backup data retention at as little as 2 volts. Under this condition, power consumption is guaranteed not to exceed 0.6mW and typically will be much smaller.

The package chosen for this device, 28-pin 300mil SOJ, helps the designer attain the stringent space goals typical of notebook and laptop designs.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1992

PIN CONFIGURATIONS



SOJ/DIP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	1.0	1.0	W
I _{OUT}	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

PIN DESCRIPTIONS

Name	Description
A ₀ -A ₁₄	Addresses
I/O ₀ -I/O ₇	Data Input/Output
CS	Chip Select
WE	Write Enable
OE	Output Enable
GND	Ground
VCC	Power

2968 tbl 01

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	11	pF

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2968 tbl 05

TRUTH TABLE⁽¹⁾

WE	CS	OE	I/O	Function
X	H	X	High-Z	Standby (ISB)
X	V _{HC}	X	High-Z	Standby (ISB1)
H	L	H	High-Z	Output Disable
H	L	L	DOUT	Read
L	L	X	DIN	Write

NOTE:

1. H = V_{IH}, L = V_{IL}, X = Don't Care

2968 tbl 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5	—	0.8	V

NOTE:

1. V_{IL} (min.) = -3.0V for pulse width less than 20ns, once per cycle.

DC ELECTRICAL CHARACTERISTICS^(1, 2)(V_{CC} = 5.0V ± 10%, V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V)

Symbol	Parameter	Power	71256SL25 71256L25	71256SL35 71256L35	Unit
			Com'l.	Com'l.	
I _{CC}	Dynamic Operating Current, $\overline{CS} \leq V_{IL}$, Outputs Open, V _{CC} = Max., f = f _{MAX} ⁽²⁾	SL	120	110	mA
		L	115	105	
I _{SB}	Standby Power Supply Current (TTL Level) $\overline{CS} \geq V_{IH}$, V _{CC} = Max., Outputs Open, f = f _{MAX} ⁽²⁾	SL	3	3	mA
		L	3	3	
I _{SB1}	Full Standby Power Supply Current (CMOS Level) $\overline{CS} \geq V_{HC}$, V _{CC} = Max., f = 0	SL	1	1	mA
		L	0.4	0.4	

NOTES:

1. All values are maximum guaranteed values.


2. f_{MAX} = 1/f_{RC}, all address inputs cycling at f_{MAX}; f = 0 means that the address pins are not cycling.

2968 tbl 07

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2968 tbl 08



2968 drw 03

Figure 1. AC Test Load



2968 drw 04

Figure 2. AC Test Load
(for tCLZ, tOLZ, tCHZ, tOHZ, tOW, tWHZ)

*Includes scope and jig capacitances

DC ELECTRICAL CHARACTERISTICSV_{CC} = 5.0V ± 10%

Symbol	Parameter	Test Condition		IDT71256SL			IDT71256L			Unit
				Min.	Typ.	Max.	Min.	Typ.	Max.	
I _{LI}	Input Leakage Current	V _{CC} = Max., V _{IN} = GND to V _{CC}	COM'L.	—	—	2	—	—	2	μA
I _{LO}	Output Leakage Current	V _{CC} = Max., \overline{CS} = V _{IH} , V _{OUT} = GND to V _{CC}	COM'L.	—	—	2	—	—	2	μA
V _{OL}	Output Low Voltage	I _{OL} = 8mA, V _{CC} = Min.		—	—	0.4	—	—	0.4	V
		I _{OL} = 10mA, V _{CC} = Min.		—	—	0.5	—	—	0.5	
V _{OH}	Output High Voltage	I _{OH} = -4mA, V _{CC} = Min.		2.4	—	—	2.4	—	—	V

2968 tbl 09

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L,SL Versions) $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾ V _{CC} @		Max. V _{CC} @		Unit
				2.0V	3.0V	2.0V	3.0V	
V _{DR}	V _{CC} for Data Retention	—	2.0	—	—	—	—	V
I _{CCDR}	Data Retention Current	COM'L	—	—	—	120	200	μA
t _{CDR}	Chip Deselect to Data Retention Time	$\overline{CS} \geq V_{HC}$	0	—	—	—	—	ns
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	—	—	—	ns

NOTES:

1. T_A = +25°C.
2. t_{RC} = Read Cycle Time.
3. This parameter is guaranteed, but not tested.

2968 tbl 10

LOW V_{CC} DATA RETENTION WAVEFORM






AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, All Temperature Ranges)

Symbol	Parameter	71256SL25 71256L25		71256SL35 71256L35		Unit
		Min.	Max.	Min.	Max.	
Read Cycle						
tRC	Read Cycle Time	25	—	35	—	ns
tAA	Address Access Time	—	25	—	35	ns
tACS	Chip Select Access Time	—	25	—	35	ns
tCLZ	Chip Select to Output in Low Z ⁽¹⁾	5	—	5	—	ns
tOE	Output Enable to Output Valid	—	11	—	15	ns
tOLZ	Output Enable to Output in Low Z ⁽¹⁾	2	—	2	—	ns
tCHZ	Chip Select to Output in High Z ⁽¹⁾	—	11	—	15	ns
tOHZ	Output Disable to Output in High Z ⁽¹⁾	2	10	2	15	ns
tOH	Output Hold from Address Change	5	—	5	—	ns
Write Cycle						
tWC	Write Cycle Time	25	—	35	—	ns
tCW	Chip Select to End of Write	20	—	30	—	ns
tAW	Address Valid to End of Write	20	—	30	—	ns
tAS	Address Set-up Time	0	—	0	—	ns
tWP	Write Pulse Width	20	—	30	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tWHZ	Write Enable to Output in High Z ⁽¹⁾	—	11	—	15	ns
tDW	Data to Write Time Overlap	13	—	15	—	ns
tDH1	Data Hold from Write Time (WE)	0	—	0	—	ns
tDH2	Data Hold from Write Time (CS)	3	—	3	—	ns
tOW	Output Active from End of Write ⁽¹⁾	5	—	5	—	ns

NOTE:



1. This parameter guaranteed with the AC test load (Figure 2) by device characterization, but is not production tested.

2968 tbl 11

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)

NOTES:


1. WE is HIGH for read cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition LOW.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200\text{mV}$ from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)^(1, 2, 3, 5)TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)^(1, 2, 3, 5)

NOTES:

- \overline{WE} or \overline{CS} must be HIGH during all address transitions.
- A write occurs during the overlap (t_{CW} or t_{WP}) of a LOW \overline{CS} and a LOW \overline{WE} .
- t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of the write cycle.
- During this period, I/O pins are in the output state so that the input signals must not be applied.
- If the \overline{CS} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
- Transition is measured $\pm 200\text{mV}$ from steady state.
- If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} . For a \overline{CS} controlled write cycle, \overline{OE} may be LOW with no degradation to t_{CW} .

ORDERING INFORMATION



2968 drw 11