### VERY LOW POWER CMOS SRAM FOR NOTEBOOK/LAPTOP CACHE 256K (32K x 8-BIT)

IDT71256SL IDT71256L

T.46-23-13

#### **FEATURES:**

- Optimized for 16/32bit notebook/laptop cache at 20 and 25MHz
- · Very-low standby current (maximums):
  - 3.0mA standby
  - 0.4mA full standby (L)
  - 1.0mA full standby (SL)
- · Fast access times:
  - 25/35ns
- · Battery-backup operation: 2V data retention
  - 120uA data retention current (max.)
- · Small package for space-efficient layouts:
  - 28-pin 300 mil SOJ
- · Ideal configuration for large cache sizes, with minimum space and minimum power:
  - 32K x 8
- Produced with advanced high-performance CMOS technology
- Static operation: no clocks or refresh required
- Input and output are TTL-compatible
- Single 5V(+/-10%) power supply

### **DESCRIPTION:**

The IDT71256SL/L is a 262.144-bit high-speed static RAM organized as 32K x 8. It is fabricated using IDT's highperformance, high-reliability CMOS technology.

Both versions (SL and L) have outstanding low power characteristics, but differ slightly in dynamic and full standby currents, giving the designer flexibility to choose the one that fits his application better.

Address access times of 25, and 35ns are ideal for 16 and 32-bit notebook and laptop cache designs running at 20 and 25MHz. For instance, two of these SRAMs interface directly to many 386 notebook cache controllers to form a 64kB cache.


When the power management logic puts these SRAMs in standby mode, their very low power characteristics contribute to extended battery life.

When CS goes high, the SRAM will automatically go to a low power standby mode and will remain in standby as long as CS remains high. Furthermore, under full standby mode (CS) at CMOS level, f=0), power consumption is guaranteed to always be less than 2mW (L version) and typically will be much smaller.

These SRAMs also offer battery-backup data retention at as little as 2 volts. Under this condition, power consumption is guaranteed not to exceed 0.6mW and typically will be much smaller

The package chosen for this device, 28-pin 300mil SOJ, helps the designer attain the stringent space goals typical of notebook and laptop designs.

### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of integrated Device Technology, Inc.


**COMMERCIAL TEMPERATURE RANGES** 

SEPTEMBER 1992

10.3

#### COMMERCIAL TEMPERATURE RANGE

### PIN CONFIGURATIONS



## **TOP VIEW**

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
Та	Operating Temperature	0 to +70	-55 to +125	Ģ
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	Ç
Tstg	Storage Temperature	-55 to +125	-65 to +150	ô
Рт	Power Dissipation	1.0	1.0	W
lout	DC Output Current	50	50	mA

#### NOTE:

2968 tbl 03 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### PIN DESCRIPTIONS

Name	Description	
A0-A14	Addresses	
I/O0-I/O7	Data Input/Output	
CS	Chip Select	
WE	Write Enable	
ŌĒ	Output Enable	
GND	Ground	
Vcc	Power	

2968 thi 01

### CAPACITANCE (TA = $\pm 25^{\circ}$ C f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = 0V	11	рF	
Соит	Output Capacitance	Vout = 0V	11	рF	

#### NOTE:

1. This parameter is determined by device characterization, but is not production tested.

### TRUTH TABLE(1)

WE	CS	ŌĒ	I/O	Function
Х	Н	Х	High-Z	Standby (ISB)
Х	VHC	Х	High-Z	Standby (ISB1)
Н	L	н	High-Z	Output Disable
Н	L	L	Dout	Read
L	L	Х	Din	Write

1. H = VIH, L = VIL, X = Don't Care

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc	
Commercial	0°C to +70°C	0V	5.0V ± 10%	

2968 tbl 05

2968 thl 04

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Symbol Parameter		Тур.	Max.	Unit	
Vcc	Supply Voltage	4.5	5.0	5.5	٧	
GND	Supply Voltage		0	0	٧	
ViH	Input High Voltage	2.2	—	6.0	٧	
Vil. Input Low Voltage		-0.5	I –	0.8	٧	
NOTE: 2968 tbl						

#### NOTE:

1. Vit (min.) = -3.0V for pulse width less than 20ns, once per cycle.

COMMERCIAL TEMPERATURE RANGE

### DC ELECTRICAL CHARACTERISTICS(1, 2)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

			71256SL25 71256L25	71256SL35 71256L35	
Symbol	Parameter	Power	Com'l.	Com'l.	Unit
Icc	Icc Dynamic Operating Current, CS ≤ V <sub>I</sub> L, Outputs Open, Vcc = Max., f = fMax <sup>(2)</sup>	SL	120	110	mA
		L	115	105	7
Isa	Standby Power Supply Current (TTL Level)		3	3	mA
	$\overline{CS} \ge V_{IH}$ , $V_{CC} = Max.$ , Outputs Open, $f = f_{MAX}(2)$	L	3	3	
ISB1	Full Standby Power Supply Current (CMOS Level)	SL	1	1	mA
	CS ≥ VHc, Vcc = Max., f = 0	L	0.4	0.4	

#### NOTES:

1. All values are maximum guaranteed values.

2. fmax = 1/tnc, all address inputs cycling at fmax; f = 0 means that the address pins are not cycling.

#### 2968 thi 07

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2968 tb! 08




Figure 1. AC Test Load




Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, twhz)

\*Includes scope and jig capacitances

### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

				ID	T71256	SL	IC	T71256	L	
Symbol	Parameter	Test Condition		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
lu	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	COM'L.	ı	-	2		-	2	μА
lro	Output Leakage Current	Vcc = Max., $\overline{CS}$ = VIH, Vout = GND to Vcc	COM'L.	_	_	2	_	_	2	μА
Vol	Output Low Voltage	Iot = 8mA, Vcc = Min.				0.4	_	_	0.4	٧
		IOL = 10mA, VCC = Min.		_	-	0.5	1		0.5	
Vон	Output High Voltage	IOH = -4mA, VCC = Min.		2.4	_	_	2.4	_	_	٧

2968 tbl 09

IDT71256SL CMOS STATIC RAM 256K (32K x 8-BIT)

COMMERCIAL TEMPERATURE RANGE

### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L.SL Versions) VLC = 0.2V. VHC = VCC - 0.2V


			Ē	·	Typ. Vcc		Max. Vcc @		
Symbol	Parameter	Test Cond	Test Condition		2.0v	3.0V	2.0V	3.0V	Unit
VDR	Vcc for Data Retention	_		2.0	_	_	_	_	٧
ICCDR	Data Retention Current	,	COM'L.				120	200	μА
todr	Chip Deselect to Data Retention Time	CS ≥ VHC		0	_	_	_	_	ns
tn <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>	_	_		_	ns

NOTES:

- 1. TA = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed, but not tested.

2968 tbl 10

### LOW VCC DATA RETENTION WAVEFORM



IDT71256SL CMOS STATIC RAM 256K (32K x 8-BIT)

COMMERCIAL TEMPERATURE RANGE


AC ELECTRICAL CHARACTERISTICS (Vcc =  $5.0V \pm 10\%$ , All Temperature Ranges)

		71256 71256		71256 7125		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cy	cle					
trc	Read Cycle Time	25		35		ns
taa	Address Access Time	_	25		35	ns
tacs	Chip Select Access Time		25		35	ns
tclz	Chip Select to Output in Low Z <sup>(1)</sup>	5		5		ns
tOE	Output Enable to Output Valid	_	11		15	ns
tolz	Output Enable to Output in Low Z <sup>(1)</sup>	2		2		ns
tcHZ	Chip Select to Output in High Z <sup>(1)</sup>	_	11	<del></del>	15	ns
tonz	Output Disable to Output in High Z <sup>(1)</sup>	2	10	2	15	ns
<b>t</b> OH	Output Hold from Address Change	5		5		ns
Write C	ycle	-				
twc	Write Cycle Time	25	_	35	_	ns
tcw	Chip Select to End of Write	20		30		ns
taw	Address Valid to End of Write	20		30		ns
tas	Address Set-up Time	0		0		ns
twp	Write Pulse Width	20	<u> </u>	30		ns
twn	Write Recovery Time	0	—	0		ns
twHZ	Write Enable to Output in High Z <sup>(1)</sup>	<u> </u>	11	_	15	ns
tow	Data to Write Time Overlap	13		15		ns
tDH1	Data Hold from Write Time (WE)	0	_	0	_	ns
tDH2	Data Hold from Write Time (CS)	3		3		ns
tow	Output Active from End of Write <sup>(1)</sup>	5		5		ns


2968 tbl 11

<sup>1.</sup> This parameter guaranteed with the AC test load (Figure 2) by device characterization, but is not production tested.


### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




### TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




#### NOTES:

- 1. WE is HIGH for read cycle.
- 2. Device is continuously selected,  $\overline{CS} = V_{IL}$
- 3. Address valid prior to or coincident with CS transition LOW.
- 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 5)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\text{CS}}$ CONTROLLED TIMING) $^{(1,\,2,\,3,\,5)}$



#### NOTES:


- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tcw or twp) of a LOW CS and a LOW WE.

  3. twn is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state.
- 7. If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of twp or (twHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the spectified twe. For a  $\overline{\text{CS}}$  controlled write cycle,  $\overline{\text{OE}}$  may be LOW with no degradation to tow.

IDT71256SL CMOS STATIC RAM 256K (32K x 8-BIT)

**COMMERCIAL TEMPERATURE RANGE** 

### ORDERING INFORMATION



2968 drw 11