



Integrated Device Technology, Inc.

CMOS DUAL-PORT RAM
8K (1K x 8-BIT)
IDT7130SA/LA
IDT7140SA/LA

T-46-23-12

FEATURES

- High-speed access
 - Military: 25/30/35/45/55/70/90/100/120ns (max.)
 - Commercial: 20/25/30/35/45/55/70/90/100ns (max.)
- Low-power operation
 - IDT7130/IDT7140SA
 - Active: 325mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7130/IDT7140LA
 - Active: 325mW (typ.)
 - Standby: 1mW (typ.)
- MASTER IDT7130 easily expands data bus width to 16-or-more-bits using SLAVE IDT7140
- On-chip port arbitration logic (IDT7130 Only)
- **BUSY** output flag on IDT7130; **BUSY** input on IDT7140
- **INT** flag for port-to-port communication
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible, single 5V $\pm 10\%$ power supply
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-86875
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications


DESCRIPTION

The IDT7130/IDT7140 are high speed 1K x 8 dual-port static RAMs. The IDT7130 is designed to be used as a stand-alone 8-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7140 "SLAVE" dual-port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{CE}$, permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 325mW of power at maximum access times as fast as 20ns. Low-power (LA) versions offer battery backup data retention capability, with each dual-port typically consuming 200 μ W from a 2V battery.

The IDT7130/IDT7140 devices are packaged in 48-pin sidebrase or plastic DIPs, 48- or 52-pin LCCs, 52-pin PLCCs, and 48-Lead flatpacks. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM**NOTES:**

1. IDT7130 (MASTER): **BUSY** is open drain output and requires pullup resistor.
2. IDT7140 (SLAVE): **BUSY** is input.
3. Open drain output; requires pullup resistor.

2689 drw 01

CEMOS is a trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES**APRIL 1992**

IDT7130SA/LA AND IDT7140SA/LA
CMOS DUAL-PORT RAM 8K (1K x 8-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES


PIN CONFIGURATIONS

T-46-23-12




DIP
TOP VIEW

2689 dny 02



**48-PIN LCC/FLATPACK
TOP VIEW**

2689 drw 03



**52-PIN LCC/PLCC
TOP VIEW**

2689 drw 04

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{REGM} must not exceed $V_{CC} + 0.5V$.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. $V_{IL}(\text{min.}) = -3.0\text{V}$ for pulse width less than 20ns.
2. V_{TERM} must not exceed $V_{CC} \pm 0.5\text{V}$.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2689 tbl 03

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5.0V \pm 10\%$)

T-46-23-12

Symbol	Parameter	Test Conditions	IDT7130SA IDT7140SA Min. Max.	IDT7130LA IDT7140LA Max. Max.	Unit
I_{II}	Input Leakage Current ⁽⁹⁾	$V_{CC} = 5.5V$, $V_{IN} = 0V$ to V_{CC}	— 10	— 5	μA
I_{LO}	Output Leakage Current	$\overline{CE} = V_{IH}$, $V_{OUT} = 0V$ to V_{CC}	— 10	— 5	μA
V_{OL}	Output Low Voltage (V_{O0} - V_{O7})	$I_{OL} = 4.0mA$	— 0.4	— 0.4	V
V_{OL}	Open Drain Output Low Voltage (BUSY, INT)	$I_{OL} = 16mA$	— 0.5	— 0.5	V
V_{OH}	Output High Voltage	$I_{OH} = -4mA$	2.4 —	2.4 —	V

2689 tbt 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (1,8) ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	Version	7130 x 20 ^(2,6) 7140 x 20 ^(2,6) Typ. Max.	7130 x 25 ⁽⁶⁾ 7140 x 25 ⁽⁶⁾ Typ. Max.	7130 x 30 ⁽⁶⁾ 7140 x 30 ⁽⁶⁾ Typ. Max.	7130 x 35 ⁽⁷⁾ 7140 x 35 ⁽⁷⁾ Typ. Max.	7130 x 45 7140 x 45 Typ. Max.	Unit
I_{CO}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$ Outputs Open $f = f_{MAX}$ ⁽⁴⁾	Mil. SA LA	— — — —	125 300 125 240	125 295 125 235	125 290 125 230	75 230 75 185	mA
			Com'l. SA LA	125 265 125 215	125 260 125 210	125 255 125 205	75 195 75 155	75 190 75 145	
I_{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE_L}$ and $\overline{CE_R} \geq V_{IH}$ $f = f_{MAX}$ ⁽⁴⁾	Mil. SA LA	— — — —	30 80 30 60	30 80 30 60	30 80 30 60	25 65 25 55	mA
			Com'l. SA LA	30 65 30 45	30 65 30 45	30 65 30 45	25 65 25 45	25 65 25 45	
I_{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE_L}$ or $\overline{CE_R} \geq V_{IH}$ Active Port Outputs Open, $f = f_{MAX}$ ⁽⁴⁾	Mil. SA LA	— — — —	80 195 80 160	80 190 80 155	80 185 80 150	40 135 40 110	mA
			Com'l. SA LA	80 180 80 145	80 175 80 140	80 170 80 135	40 130 40 95	40 120 40 85	
I_{SB3}	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports $\overline{CE_L}$ and $\overline{CE_R} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0$ ⁽⁵⁾	Mil. SA LA	— — — —	1.0 30 0.2 10	1.0 30 0.2 10	1.0 30 0.2 10	1.0 30 0.2 10	mA
			Com'l. SA LA	1.0 15 0.2 5	1.0 15 0.2 5	1.0 15 0.2 5	1.0 15 0.2 4	1.0 15 0.2 4	
I_{SB4}	Full Standby Current (One Port - All CMOS Level Inputs)	One Port $\overline{CE_L}$ or $\overline{CE_R} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}$ ⁽⁴⁾	Mil. SA LA	— — — —	70 185 70 150	70 180 70 145	70 175 70 140	40 125 35 95	mA
			Com'l. SA LA	70 175 70 140	70 170 70 135	70 165 70 130	40 115 35 90	40 105 35 80	

NOTES:

- "x" in part numbers indicates power rating (SA or LA).
- 0°C to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{RC}$, and using "AC TEST CONDITIONS" of Input levels of GND to 3V.
- $f = 0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
- Not available in DIP packages, see 7030/40 data sheet.
- DIP packages for 0°C to +70°C only, see 7030/40 data sheet.
- $V_{CC} = 5V$, $T_A = +25^\circ C$ for Typ.
- At $V_{CC} \leq 2.0V$ input leakages are undefined.

2689 tbt 05

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (1,6) (Continued) (V_{CC} = 5.0V ±10%)

T-46-23-12

Symbol	Parameter	Test Conditions	Version	7130 x 55 7140 x 55 Typ. Max.	7130 x 70 7140 x 70 Typ. Max.	7130 x 90 7140 x 90 Typ. Max.	7130 x 100 7140 x 100 Typ. Max.	7130 x 120 ⁽³⁾ 7140 x 120 ⁽³⁾ Typ. Max.	Unit
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$ Outputs Open $f = f_{MAX}^{(4)}$	Mil. SA LA	65 230 65 185	65 225 65 180	65 200 65 180	65 190 65 155	65 190 65 155	mA
			Com'l. SA LA	65 180 65 140	65 180 65 135	65 180 65 130	65 180 65 130	— —	
I _{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE_L}$ and $\overline{CE_R} \geq V_{IH}$ $f = f_{MAX}^{(4)}$	Mil. SA LA	25 65 25 55	25 65 25 55	25 65 25 45	25 65 25 45	25 65 25 45	mA
			Com'l. SA LA	25 65 25 45	25 60 25 40	25 55 25 35	25 55 25 35	— —	
I _{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE_L}$ or $\overline{CE_R} \geq V_{IH}$ Active Port Outputs Open, $f = f_{MAX}^{(4)}$	Mil. SA LA	40 135 40 110	40 135 40 110	40 125 40 100	40 125 40 100	40 125 40 100	mA
			Com'l. SA LA	40 115 40 85	40 110 40 85	40 110 40 75	40 110 40 75	— —	
I _{SB3}	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports $\overline{CE_L}$ and $\overline{CE_R} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0^{(6)}$	Mil. SA LA	1.0 30 0.2 10	1.0 30 0.2 10	1.0 30 0.2 10	1.0 30 0.2 10	1.0 30 0.2 10	mA
			Com'l. SA LA	1.0 15 0.2 4	1.0 15 0.2 4	1.0 15 0.2 4	1.0 15 0.2 4	— —	
I _{SB4}	Full Standby Current (One Port - All CMOS Level Inputs)	One Port $\overline{CE_L}$ or $\overline{CE_R} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(4)}$	Mil. SA LA	40 120 35 90	40 115 35 85	40 110 35 80	40 110 35 80	40 110 35 80	mA
			Com'l. SA LA	40 100 35 75	40 100 35 75	40 95 35 70	40 95 35 70	— —	

NOTES:

- "x" in part numbers indicates power rating (SA or LA).
- 0°C to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/t_{RC}, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
- V_{CC}=5V, T_A=+25°C for Typ.

2689 tbl 06

DATA RETENTION CHARACTERISTICS (LA Version Only)

Symbol	Parameter	Test Conditions	IDT7130LA/IDT7140LA Min. Typ. ⁽¹⁾ Max.	Unit
V _{DR}	V _{CC} for Data Retention		2.0 — 0	V
I _{CCDR}	Data Retention Current	V _{CC} = 2.0V, $\overline{CE} \geq V_{CC} - 0.2V$	Mil. — 100 4000 Com'l. — 100 1500	μA
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time	V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V	0 — —	ns
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾ — —	ns


NOTES:

- V_{CC} = 2V, T_A = +25°C
- t_{RC} = Read Cycle Time
- This parameter is guaranteed but not tested.

2689 tbl 07

DATA RETENTION WAVEFORM

T-46-23-12



2689 drw 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, and 3

2689 tbl 08




Figure 1. Output Load




Figure 2. Output Load
(for t_{HZ} , t_{LZ} , t_{WZ} , and t_{OW})




Figure 3. BUSY and INT
Output Load

* Including scope and jig

2689 drw 06

IDT7130SA/LA AND IDT7140SA/LA
CMOS DUAL-PORT RAM 8K (1K x 8-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T-46-23-12

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁵⁾

		7130 x 20 ^(2,6) 7140 x 20 ^(2,6)		7130 x 25 ⁽⁶⁾ 7140 x 25 ⁽⁶⁾		7130 x 30 ⁽⁶⁾ 7140 x 30 ⁽⁶⁾		7130 x 35 ⁽⁷⁾ 7140 x 35 ⁽⁷⁾		7130 x 45 7140 x 45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle												
t _{RC}	Read Cycle Time	20	—	25	—	30	—	35	—	45	—	ns
t _{AA}	Address Access Time	—	20	—	25	—	30	—	35	—	45	ns
t _{ACE}	Chip Enable Access Time	—	20	—	25	—	30	—	35	—	45	ns
t _{AOE}	Output Enable Access Time	—	10	—	12	—	15	—	25	—	30	ns
t _{OH}	Output Hold From Address Change	0	—	0	—	0	—	0	—	0	—	ns
t _{LZ}	Output Low Z Time ^(1,4)	0	—	0	—	0	—	5	—	5	—	ns
t _{HZ}	Output High Z Time ^(1,4)	—	8	—	10	—	12	—	15	—	20	ns
t _{PU}	Chip Enable to Power Up Time ⁽⁴⁾	0	—	0	—	0	—	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽⁴⁾	—	50	—	50	—	50	—	50	—	50	ns

2689 tbl 09

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁵⁾ (Continued)


OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE - 1 (Continued)												
Symbol	Parameter	7130 x 55 7140 x 55		7130 x 70 7140 x 70		7130 x 90 7140 x 90		7130 x 100 7140 x 100		7130 x 120 ⁽³⁾ 7140 x 120 ⁽³⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle												
t _{RC}	Read Cycle Time	55	—	70	—	90	—	100	—	120	—	ns
t _{AA}	Address Access Time	—	55	—	70	—	90	—	100	—	120	ns
t _{ACE}	Chip Enable Access Time	—	55	—	70	—	90	—	100	—	120	ns
t _{AOE}	Output Enable Access Time	—	35	—	40	—	40	—	40	—	60	ns
t _{OH}	Output Hold From Address Change	0	—	0	—	10	—	10	—	10	—	ns
t _{LZ}	Output Low Z Time ^(1,4)	5	—	5	—	5	—	5	—	5	—	ns
t _{HZ}	Output High Z Time ^(1,4)	—	30	—	35	—	40	—	40	—	40	ns
t _{PU}	Chip Enable to Power Up Time ⁽⁴⁾	0	—	0	—	0	—	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽⁴⁾	—	50	—	50	—	50	—	50	—	50	ns

2689 tbl 10

NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2, and 3).
2. 0°C to +70°C temperature range only.
3. -55°C to +125°C temperature range only.
4. This parameter guaranteed but not tested.
5. "x" in part numbers indicates power rating (SA or LA).
6. Not available in DIP packages, see 7030/40 data sheet.
7. DIP packages for 0°C to +70°C only, see 7030/40 data sheet.

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1, 2, 4)

**NOTES:**


1. R/W is high for Read Cycles.
2. Device is continuously enabled, $\overline{CE} = V_{IL}$.
3. Addresses valid prior to or coincident with $\overline{CE}$ transition low.
4. $\overline{OE} = V_{IL}$.

2689 drw 07

IDT7130SA/LA AND IDT7140SA/LA
CMOS DUAL-PORT RAM 8K (1K x 8-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T-46-23-12



2689 drw 08

1. R/W is high for Read Cycles.
2. Device is continuously enabled, $\overline{OE} = V_{IL}$.
3. Addresses valid prior to or coincident with $\overline{OE}$ transition low.
4. $\overline{OE} = V_{IL}$.

AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(7)

T-46-23-12

Symbol	Parameter	7130 x 20 ^(2,9) 7140 x 20 ^(2,9)		7130 x 25 ⁽⁹⁾ 7140 x 25 ⁽⁹⁾		7130 x 30 ⁽⁹⁾ 7140 x 30 ⁽⁹⁾		7130 x 35 ⁽⁹⁾ 7140 x 35 ⁽⁹⁾		7130 x 45 7140 x 45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle												
tWC	Write Cycle Time ⁽⁵⁾	20	—	25	—	30	—	35	—	45	—	ns
tEW	Chip Enable to End of Write	15	—	20	—	25	—	30	—	35	—	ns
tAW	Address Valid to End of Write	15	—	20	—	25	—	30	—	35	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width ⁽⁶⁾	15	—	20	—	25	—	30	—	35	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End of Write	10	—	12	—	15	—	20	—	20	—	ns
tHZ	Output High Z Time ^(1, 4)	—	8	—	10	—	12	—	15	—	20	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
twZ	Write Enabled to Output in High Z ^(1, 4)	—	8	—	10	—	12	—	15	—	20	ns
tOW	Output Active From End of Write ^(1, 4)	0	—	0	—	0	—	0	—	0	—	ns

2689 tbl 11

AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(7)

Symbol	Parameter	7130 x 55 7140 x 55		7130 x 70 7140 x 70		7130 x 90 7140 x 90		7130 x 100 7140 x 100		7130 x 120 ⁽³⁾ 7140 x 120 ⁽³⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle												
tWC	Write Cycle Time ⁽⁵⁾	55	—	70	—	90	—	100	—	120	—	ns
tEW	Chip Enable to End of Write	40	—	50	—	85	—	90	—	100	—	ns
tAW	Address Valid to End of Write	40	—	50	—	85	—	90	—	100	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width ⁽⁶⁾	40	—	50	—	55	—	55	—	65	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End of Write	20	—	30	—	40	—	40	—	40	—	ns
tHZ	Output High Z Time ^(1,4)	—	30	—	35	—	40	—	40	—	40	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
twZ	Write Enabled to Output in High Z ^(1,4)	—	30	—	35	—	40	—	40	—	50	ns
tOW	Output Active From End of Write ^(1,4)	0	—	0	—	0	—	0	—	0	—	ns

2689 tbl 12

NOTES:

1. Transition is measured $\pm 500\text{mV}$ from low or high impedance voltage with load (Figures 1, 2, and 3).
2. 0°C to $+70^\circ\text{C}$ temperature range only.
3. -55°C to $+125^\circ\text{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. For MASTER/SLAVE combination, $tWC = tBAA + tWP$.
6. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 7).
7. "X" in part numbers indicates power rating (SA or LA).
8. Not available in DIP packages, see 7030/40 data sheet.
9. DIP packages for 0°C to $+70^\circ\text{C}$ only, see 7030/40 data sheet.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)


Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0\text{V}$	11	pF
COUT	Output Capacitance	$V_{IN} = 0\text{V}$	11	pF

2689 tbl 13

NOTE:


1. This parameter is determined by device characterization but is not production tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING) (1,2,3,7)



2689 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING) (1,2,3,5)



2689 drw 10

NOTES:

1. R/W must be high during all address transitions.
2. A write occurs during the overlap (tew or twp) of a low CE and a low R/W.
3. twr is measured from the earlier of CE or R/W going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500\text{mV}$ from steady state with a 5pF load (including scope and jig).
7. If OE is low during a R/W controlled write cycle, the write pulse width must be larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

T-46-23-12

AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁸⁾

Symbol	Parameter	7130 x 20 ^(1,10) 7140 x 20 ^(1,10)		7130 x 25 ⁽¹⁰⁾ 7140 x 25 ⁽¹⁰⁾		7130 x 30 ⁽¹⁰⁾ 7140 x 30 ⁽¹⁰⁾		7130 x 35 ⁽¹¹⁾ 7140 x 35 ⁽¹¹⁾		7130 x 45 7140 x 45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
BUSY TIMING (FOR MASTER IDT7130 ONLY)												
tBAA	BUSY Access Time to Address	—	20	—	25	—	30	—	35	—	35	ns
tBOA	BUSY Disable Time to Address	—	20	—	20	—	25	—	30	—	35	ns
tBAC	BUSY Access Time to Chip Enable	—	20	—	20	—	25	—	30	—	30	ns
tBOC	BUSY Disable Time to Chip Enable	—	20	—	20	—	25	—	25	—	25	ns
tWDD	Write Pulse to Data Delay ⁽³⁾	—	50	—	50	—	50	—	60	—	70	ns
tDDD	Write Data Valid to Read Data Delay ⁽³⁾	—	35	—	35	—	35	—	35	—	45	ns
tAPS	Arbitration Priority Set-up Time ⁽⁴⁾	5	—	5	—	5	—	5	—	5	—	ns
tBDD	BUSY Disable to Valid Data ⁽⁵⁾	—	Note 5	—	Note 5	—	Note 5	—	Note 5	—	Note 5	ns
BUSY INPUT TIMING (FOR SLAVE IDT7140 ONLY)												
tWB	Write to BUSY Input ⁽⁶⁾	0	—	0	—	0	—	0	—	0	—	ns
tWH	Write Hold After BUSY ⁽⁷⁾	12	—	15	—	20	—	20	—	20	—	ns
tWDD	Write Pulse to Data Delay ⁽⁹⁾	—	50	—	50	—	50	—	60	—	70	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁹⁾	—	35	—	35	—	35	—	35	—	45	ns

2659 tbl 14

AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁸⁾


Symbol	Parameter	7130 x 55		7130 x 70		7130 x 90		7130 x 100		7130 x 120 ⁽²⁾		Unit
		7140 x 55		7140 x 70		7140 x 90		7140 x 100		7140 x 120 ⁽²⁾		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
BUSY TIMING (FOR MASTER IDT7130 ONLY)												
tBAA	BUSY Access Time to Address	—	45	—	45	—	45	—	50	—	60	ns
tBDA	BUSY Disable Time to Address	—	40	—	40	—	45	—	50	—	60	ns
tBAC	BUSY Access Time to Chip Enable	—	35	—	35	—	45	—	50	—	60	ns
tBDC	BUSY Disable Time to Chip Enable	—	30	—	30	—	45	—	50	—	60	ns
tWDD	Write Pulse to Data Delay ⁽³⁾	—	80	—	90	—	100	—	120	—	140	ns
tDDD	Write Data Valid to Read Data Delay ⁽³⁾	—	55	—	70	—	90	—	100	—	120	ns
tAPS	Arbitration Priority Set-up Time ⁽⁴⁾	5	—	5	—	5	—	5	—	5	—	ns
tBDD	BUSY Disable to Valid Data ⁽⁵⁾	—	Note 5	—	Note 5	—	Note 5	—	Note 5	—	Note 5	ns
BUSY INPUT TIMING (FOR SLAVE IDT7140 ONLY)												
tWB	Write to BUSY Input ⁽⁶⁾	0	—	0	—	0	—	0	—	0	—	ns
tWH	Write Hold After BUSY ⁽⁷⁾	20	—	20	—	20	—	20	—	20	—	ns
tWDD	Write Pulse to Data Delay ⁽⁹⁾	—	80	—	90	—	100	—	120	—	140	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁹⁾	—	55	—	70	—	90	—	100	—	120	ns

2659 tbl 15

NOTES:

- 0°C to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT7130 only)".
- To ensure that the earlier of the two ports wins.
- tBDD is a calculated parameter and is the greater of 0, tWDD-tWP (actual) or tDDD-tWP (actual).
- To ensure that the write cycle is inhibited during contention.
- To ensure that a write cycle is completed after contention.
- "x" in part numbers indicates power rating (SA or LA).
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT7140 Only)".
- Not available in DIP packages, see 7030/40 data sheet.
- DIP packages for 0°C to +70°C only, see 7030/40 data sheet.

T-46-23-12


TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}$ (1,2,3) (FOR MASTER IDT7130 ONLY)

NOTES:

1. To ensure that the earlier of the two ports wins.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{\text{OE}}$ at LO for the reading port.

2689 drw 11


TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY (1,2,3) (FOR SLAVE IDT7140 ONLY)



NOTES:

1. Assume $\overline{\text{BUSY}}$ input at HI for the writing port, and $\overline{\text{OE}}$ at LO for the reading port.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.


2689 drw 12

TIMING WAVEFORM OF WRITE WITH $\overline{\text{BUSY}}$ INPUT (FOR SLAVE IDT7140 ONLY)


2689 drw 13

TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{CE}$ ARBITRATION (FOR MASTER IDT7130 ONLY)

T-46-23-12


 $\overline{CE}_L$ VALID FIRST:

 $\overline{CE}_R$ VALID FIRST:

2689 drw 14




TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION⁽¹⁾ (FOR MASTER IDT7130 ONLY)

LEFT ADDRESS VALID FIRST:



2689 drw 16

RIGHT ADDRESS VALID FIRST:



2689 drw 17

NOTE:
1. $\overline{CE}_L = \overline{CE}_R = V_L$

AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (3)

T-46-23-12

Symbol	Parameter	7130 x 20 ^(1,4)	7130 x 25 ⁽⁴⁾	7130 x 30 ⁽⁴⁾	7130 x 35 ⁽⁵⁾	7130 x 45	Unit
		Min. Max.	Min. Max.	Min. Max.	Min. Max.	Min. Max.	
Interrupt Timing							
tAS	Address Set-up Time	0 —	0 —	0 —	0 —	0 —	ns
tWR	Write Recovery Time	0 —	0 —	0 —	0 —	0 —	ns
tINS	Interrupt Set Time	— 20	— 25	— 30	— 35	— 40	ns
tINR	Interrupt Reset Time	— 20	— 25	— 30	— 35	— 40	ns

2689 tbl 16

AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE


Symbol	Parameter	7130 x 55		7130 x 70		7130 x 90		7130 x 100		7130 x 120 ⁽²⁾		Unit
		7140 x 55	Min. Max.	7140 x 70	Min. Max.	7140 x 90	Min. Max.	7140 x 100	Min. Max.	7140 x 120 ⁽²⁾	Min. Max.	
Interrupt Timing												
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	—	45	—	50	—	55	—	60	—	70	ns
tINR	Interrupt Reset Time	—	45	—	50	—	55	—	60	—	70	ns

2689 tbl 17

- NOTES:
- 0°C to +70°C temperature range only.
 - 55°C to +125°C temperature range only.
 - "X" in part numbers indicates power rating (SA or LA).
 - Not available in DIP packages, see 7030/40 data sheet.
 - DIP packages for 0°C to +70°C only, see 7030/40 data sheet.


TIMING WAVEFORM OF INTERRUPT MODE (1, 2)

LEFT SIDE SETS INTR:



2689 drw 18

RIGHT SIDE CLEAR INTR:




2689 drw 19

- NOTES:
- $\overline{OEL} = \overline{OER} = V_{IL}$
 - INTL and INTR are reset (high) during power up.

T-46-23-12


TIMING WAVEFORM OF INTERRUPT MODE(1, 2)

RIGHT SIDE SETS $\overline{INTL}$:



2689 drw 20

LEFT SIDE CLEAR $\overline{INTL}$:




2689 drw 21

NOTES:

1. $\overline{OEL} = \overline{OER} = V_L$
2. $\overline{INTL}$ and $\overline{INTL}$ are reset (high) during power up.

16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



2689 drw 22

NOTE:

1. No arbitration in IDT7140 (SLAVE). $\overline{BUSY-IN}$ inhibits write in IDT7140 (SLAVE).

FUNCTIONAL DESCRIPTION:

The IDT7130/IDT7140 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. The IDT7130/IDT7140 has an automatic power down feature controlled by $\overline{CE}$. The $\overline{CE}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{CE}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ($\overline{OE}$). In the read mode, the port's $\overline{OE}$ turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

The interrupt flag ($\overline{INT}$) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{INTL}$) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE. Likewise, the right port interrupt flag ($\overline{INTR}$) is set when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag ($\overline{INTR}$), the right port must read the memory location 3FF. The message (8-bits) at 3FE or 3FF is user defined. If the interrupt function is not used, address locations 3FE or 3FF are not used as mailboxes, but as part of the random access memory. Refer to Table II for the interrupt operation.

ARBITRATION LOGIC**FUNCTIONAL DESCRIPTION:**

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active $\overline{BUSY}$ flag will be set for the delayed port.

The $\overline{BUSY}$ flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's $\overline{BUSY}$ flag. $\overline{BUSY}$ is set at speeds that permit the processor to hold the operation and its respective address data. It is important to note that the write operation is invalid for the

port that has $\overline{BUSY}$ set LOW. The delayed port will have access when $\overline{BUSY}$ goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before $\overline{CE}$, on-chip control logic arbitrates between $\overline{CEL}$ and $\overline{CER}$ for access; or (2) if the $\overline{CE}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's $\overline{BUSY}$ flag is set and will reset when the port granted access completes its operation.

DATA BUS WIDTH EXPANSION**MASTER/SLAVE DESCRIPTION:**

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its $\overline{BUSYL}$ while another activates its $\overline{BUSYR}$ signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has $\overline{BUSY}$ inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the $\overline{BUSY}$ input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past $\overline{BUSY}$ to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to $\overline{BUSY}$ from the MASTER.

6

TRUTH TABLES

T-46-23-12

TABLE I – NON-CONTENTION
READ/WRITE CONTROL⁽⁴⁾

Left Or Right Port ⁽¹⁾				Function
R/W	CE	OE	D0-7	
X	H	X	Z	Port Disabled and in Power Down Mode Is82 or Is84
X	H	X	Z	CE _R = CE _L = H, Power Down Mode, Is81 or Is83
L	L	X	DATA _{IN}	Data on Port Written into Memory ⁽²⁾
H	L	L	DATA _{OUT}	Data in Memory Output on Port ⁽³⁾
H	L	H	Z	High Impedance Outputs

2689 tbl 18

NOTES:

1. A0L-A9L ≠ A0R-A9R
2. If BUSY = L, data is not written
3. If BUSY = L, data may not be valid, see twop and twoo timing.
4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

TABLE II – INTERRUPT FLAG^(1, 4)

Left Port					Right Port					Function
R/WL	CEL	OEL	A0L-A9L	INTL	R/WR	CER	OER	A0L-A9R	INTR	
L	L	X	3FF	X	X	X	X	X	L ⁽²⁾	Set Right INTR Flag
X	X	X	X	X	X	L	L	3FF	H ⁽³⁾	Reset Right INTR Flag
X	X	X	X	L ⁽³⁾	L	L	X	3FE	X	Set Left INTL Flag
X	L	L	3FE	H ⁽²⁾	X	X	X	X	X	Reset Left INTL Flag

2689 tbl 19

NOTES:

1. Assumes BUSYL = BUSYR = H.
2. If BUSYL = L, then NC.
3. If BUSYR = L, then NC.
4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE

TABLE III – ARBITRATION⁽²⁾

Left Port		Right Port		Flags ⁽¹⁾		Function
CEL	A0L-A9L	CER	A0R-A9R	BUSYL	BUSYR	
H	X	H	X	H	H	No Contention
L	Any	H	X	H	H	No Contention
H	X	L	Any	H	H	No Contention
L	≠ A0R-A9R	L	≠ A0L-A9L	H	H	No Contention
Address Arbitration With CE Low Before Address Match						
L	LV5R	L	LV5R	H	L	L-Port Wins
L	RV5L	L	RV5L	L	H	R-Port Wins
L	Same	L	Same	H	L	Arbitration Resolved
L	Same	L	Same	L	H	Arbitration Resolved
CE Arbitration With Address Match Before CE						
LL5R	= A0R-A9R	LL5R	= A0L-A9L	H	L	L-Port Wins
RL5L	= A0R-A9R	RL5L	= A0L-A9L	L	H	R-Port Wins
LW5R	= A0R-A9R	LW5R	= A0L-A9L	H	L	Arbitration Resolved
LW5R	= A0R-A9R	LW5R	= A0L-A9L	L	H	Arbitration Resolved

2689 tbl 20

NOTES:

1. INT Flags Don't Care.
 2. X = DON'T CARE, L = LOW, H = HIGH
- LV5R = Left Address Valid ≥ 5ns before right address.
 RV5L = Right Address Valid ≥ 5ns before left address.
 LL5R = Left and Right Addresses match within 5ns of each other.
 RL5L = Right CE = LOW ≥ 5ns before Left CE.
 LW5R = Left and Right CE = LOW within 5ns of each other.