



Integrated Device Technology, Inc.

**CMOS STATIC RAMS
16K (4K x 4-BIT)
Separate Data Inputs and Outputs**
IDT71681SA/LA
IDT71682SA/LA

T-46-23-08

FEATURES:

- Separate data inputs and outputs
- IDT71681SA/LA: outputs track inputs during write mode
- IDT71682SA/LA: high impedance outputs during write mode
- High speed (equal access and cycle time)
 - Military: 12/15/20/25/35/45/55/70/85/100ns (max.)
 - Commercial: 10/12/15/20/25/35/45ns (max.)
- Low power consumption
- Battery backup operation—2V data retention (LA version only)
- High-density 24-pin 300-mil Ceramic or Plastic DIP, 24-pin CERPACK, 24-pin SOIC, 24-pin SOJ and 28-pin leadless chip carrier
- Produced with advanced CMOS high-performance technology
- CMOS process virtually eliminates alpha particle soft-error rates
- Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The IDT71681/IDT71682 are 16,384-bit high-speed static RAMs organized as 4K x 4. They are fabricated using IDT's high-performance, high-reliability technology—CMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for high-speed memory applications.

Access times as fast as 10ns are available. These circuits also offer a reduced power standby mode. When \overline{CS} goes high, the circuit will automatically go to, and remain in, this standby mode as long as \overline{CS} remains high. In the standby mode, the devices consume less than 10 μ W, typically. This capability provides significant system-level power and cooling savings. The low-power (LA) versions also offer a battery backup data retention capability where the circuit typically consumes only 1 μ W operating off a 2V battery.

All inputs and outputs of the IDT71681/IDT71682 are TTL-compatible and operate from a single 5V supply.

5

FUNCTIONAL BLOCK DIAGRAM

2984 drw 01

The IDT Logo is a registered Trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JULY 1992

IDT71681SA/LA, IDT71682SA/LA

CMOS STATIC RAMS 16K (4K x 4-BIT) Separate Data Inputs and Outputs

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DESCRIPTION (Continued):



The IDT71681/IDT71682 are packaged in either space-saving 24-pin, 300-mil DIPs, SOICs, SOJs, CERPACCS, or 28-pin leadless chip carriers.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN DESCRIPTIONS

Name	Description
A0 – A11	Address Inputs
CS	Chip Select
WE	Write Enable
D1 – D4	DATAIN
Y1 – Y4	DATAOUT
VCC	Power
GND	Ground

2984 tbt 01

PIN CONFIGURATIONSDIP/SOIC/SOJ/CERPACk
TOP VIEWLCC
TOP VIEW**TRUTH TABLE⁽³⁾**

Mode	CS	WE	Output	Power
Standby	H	X	High-Z	Standby
Read	L	H	DATAOUT	Active
Write ⁽¹⁾	L	L	DATAIN	Active
Write ⁽²⁾	L	L	High-Z	Active

2984 tbt 02

NOTES:

1. For IDT71681 only.
2. For IDT71682 only.
3. H = V_{IH}, L = V_{IL}, X = don't care.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	50	50	mA

2984 tbt 03

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	V _{IN} = 0V	8	pF
COUT	Output Capacitance	V _{OUT} = 0V	8	pF

2984 tbt 04

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE: 2584 tbl 05

1. V_{IL} (min.) = -3.0V for pulse width less than 20ns, once per cycle.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Military	-55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2984 tbl 06


DATA RETENTION CHARACTERISTICS(LA Version Only; VLC = 0.2V, VHC = V_{CC} - 0.2V)

Symbol	Parameter	Test Condition	IDT71681/2LA			Unit
			Min.	Typ. ⁽¹⁾	Max.	
V _{DR}	V _{CC} for Data Retention		2.0	—	—	V
I _{CCR}	Data Retention Current	$\overline{CS} \geq V_{HC}$ $V_{IN} \geq V_{HC}$ or $\leq VLC$	MIL.	—	0.5 ⁽²⁾	$100^{(2)}$
			—	—	1.0 ⁽³⁾	$150^{(3)}$
t _{CDR} ⁽⁵⁾	Chip Deselect to Data Retention Time		COM'L.	—	0.5 ⁽²⁾	20 ⁽²⁾
			—	—	1.0 ⁽³⁾	30 ⁽³⁾
t _R ⁽⁵⁾	Operation Recovery Time			0	—	—
				t _{RC} ⁽⁴⁾	—	—

2984 tbl 07

NOTES:

1. TA = +25°C.
2. At V_{CC} = 2V
3. At V_{CC} = 3V
4. t_{RC} = Read Cycle Time.
5. This parameter is guaranteed by device characterization, but is not production tested.

LOW V_{CC} DATA RETENTION WAVEFORM

2984 drw 04

DC ELECTRICAL CHARACTERISTICSV_{CC} = 5.0V ± 10%

Symbol	Parameter	Test Condition	IDT71681/2S			IDT71681/2L			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
I _{IL}	Input Leakage Current	V _{CC} = Max., V _{IN} = GND to V _{CC}	MIL. COM'L.	— —	10 5	— —	— —	5 2	μA
I _{OL}	Output Leakage Current	V _{CC} = Max., $\overline{CS} = V_{IH}$, V _{OUT} = GND to V _{CC}	MIL. COM'L.	— —	10 5	— —	— —	5 2	μA
V _{OL}	Output Low Voltage	I _{OL} = 10mA, V _{CC} = Min.	—	—	0.5	— —	— —	0.5	V
		I _{OL} = 8mA, V _{CC} = Min.	—	—	0.4	— —	— —	0.4	
V _{OH}	Output High Voltage	I _{OL} = -4mA, V _{CC} = Min.	2.4	—	—	2.4	—	—	V

2984 tbl 08

IDT71681SA/LA, IDT71682SA/LA

CMOS STATIC RAMS 16K (4K x 4-BIT) Separate Data Inputs and Outputs

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DC ELECTRICAL CHARACTERISTICS^(1,7)

(VCC = 5.0V ± 10%, VLC = 0.2V, VHC = VCC - 0.2V)

Symbol	Parameter	Power	71681x10 ⁽⁵⁾ 71682x10 ⁽⁶⁾		71681x12 ⁽⁴⁾ 71682x12 ⁽⁴⁾		71681x15 71682x15		71681x20 71682x20		71681x25 71682x25		Unit
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
ICC1	Operating Power Supply Current CS ≤ VI _L , Outputs Open, VCC = Max., f = 0 ⁽³⁾	SA	120	—	110	120	110	120	90	100	90	100	mA
		LA	—	—	—	—	—	—	70	80	70	80	
ICC2	Dynamic Operating Current CS ≤ VI _L , Outputs Open, VCC = Max., f = f _{MAX} ⁽³⁾	SA	175	—	165	175	145	165	120	120	110	120	mA
		LA	—	—	—	—	—	—	100	110	90	100	
ISB	Standby Power Supply Current (TTL Level) CS ≥ VI _H , VCC = Max., Outputs Open, f = f _{MAX} ⁽³⁾	SA	65	—	65	65	55	65	45	55	35	45	mA
		LA	—	—	—	—	—	—	30	35	25	30	
ISB1	Full Standby Power Supply Current (CMOS Level) CS ≥ VHC, VCC = Max., VIN ≥ VHC or VIN ≤ VLC, f = 0 ⁽³⁾	SA	20	—	20	20	20	20	20	20	3	10	mA
		LA	—	—	—	—	—	—	0.5	5	0.5	0.3	

DC ELECTRICAL CHARACTERISTICS (Continued)^(1,7)

(VCC = 5.0V ± 10%, VLC = 0.2V, VHC = VCC - 0.2V)

Symbol	Parameter	Power	71681x35 71682x35		71681x45 71682x45		71681x55 ⁽⁶⁾ 71682x55 ⁽⁶⁾		71681x70 ^(2,8) 71682x70 ^(2,8)		Unit
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
ICC1	Operating Power Supply Current CS ≤ VI _L , Outputs Open, VCC = Max., f = 0 ⁽³⁾	SA	90	100	90	100	—	100	—	100	mA
		LA	70	80	70	80	—	80	—	80	
ICC2	Dynamic Operating Current CS ≤ VI _L , Outputs Open, VCC = Max., f = f _{MAX} ⁽³⁾	SA	100	110	100	110	—	110	—	110	mA
		LA	80	90	70	80	—	80	—	80	
ISB	Standby Power Supply Current (TTL Level) CS ≥ VI _H , VCC = Max., Outputs Open, f = f _{MAX} ⁽³⁾	SA	30	35	30	35	—	35	—	35	mA
		LA	20	25	20	25	—	20	—	20	
ISB1	Full Standby Power Supply Current (CMOS Level) CS ≥ VHC, VCC = Max., VIN ≥ VHC or VIN ≤ VLC, f = 0 ⁽³⁾	SA	3	10	3	10	—	10	—	10	mA
		LA	0.5	0.3	0.5	0.3	—	0.3	—	0.3	

NOTES:

- All values are maximum guaranteed values.
- Also available 85 and 100ns military devices.
- f_{MAX} = 1/t_{RC}, only address inputs are cycling at f_{MAX}. f = 0 means no address inputs are changing.
- Military values for 12ns device are preliminary only.
- 0°C to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- "X" in part numbers indicates power rating (SA or LA).

2984tbl09

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2984 tbt 10





Figure 1. AC Test Load

Figure 2. AC Test Load
(for tCLZ, tCHZ, tWHZ, and tow)

*includes scope and jig capacitances

AC ELECTRICAL CHARACTERISTICS⁽⁴⁾ (VCC = 5.0V ± 10%, All Temperature Ranges)

Symbol	Parameter	71681x10 ⁽¹⁾ 71682x10 ⁽¹⁾		71681x12 71682x12		71681x15 71682x15		71681x20 71682x20		71681x25 71682x25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle												
tRC	Read Cycle Time	10	—	12	—	15	—	20	—	25	—	ns
tAA	Address Access Time	—	10	—	12	—	15	—	20	—	25	ns
tACS	Chip Select Access Time	—	10	—	12	—	15	—	20	—	25	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	3	—	3	—	ns
tCLZ	Chip Select to Output in Low-Z ⁽³⁾	3	—	3	—	5	—	5	—	5	—	ns
tCHZ	Chip Select to Output in High-Z ⁽³⁾	—	6	—	7	—	7	—	9	—	10	ns
tPU	Chip Select to Power Up Time ⁽³⁾	0	—	0	—	0	—	0	—	0	—	ns
tPD	Chip Select to Power Down Time ⁽³⁾	—	10	—	10	—	15	—	20	—	25	ns

5



AC ELECTRICAL CHARACTERISTICS⁽⁴⁾ (Continued) (VCC = 5.0V ± 10%, All Temperature Ranges)

Symbol	Parameter	71681x35 71682x35		71681x45 71682x45		71681x55 ⁽²⁾ 71682x55 ⁽²⁾		71681x70 ⁽²⁾ 71682x70 ⁽²⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle										
tRC	Read Cycle Time	35	—	45	—	55	—	70	—	ns
tAA	Address Access Time	—	35	—	45	—	55	—	70	ns
tACS	Chip Select Access Time	—	35	—	45	—	55	—	70	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	3	—	ns
tCLZ	Chip Select to Output in Low-Z ⁽³⁾	5	—	5	—	5	—	5	—	ns
tCHZ	Chip Select to Output in High-Z ⁽³⁾	—	15	—	20	—	25	—	30	ns
tPU	Chip Select to Power-Up Time ⁽³⁾	0	—	0	—	0	—	0	—	ns
tPD	Chip Select to Power-Down Time ⁽³⁾	—	35	—	40	—	50	—	60	ns

NOTES:

1. 0°C to +70°C temperature range only.
2. -55°C to +125°C temperature range only.
3. This parameter guaranteed with AC Load (Figure 2) by device characterization, but is not production tested.
4. "X" in part numbers indicates power rating (SA or LA).

2984 tbt 11

TIMING WAVEFORM OF READ CYCLE NO. 1^(1, 2)TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 3)

NOTES:

1. WE is HIGH for read cycle, $\overline{WE} \geq V_{IH}$.
2. Device is continuously selected, $\overline{CS} \leq V_{IL}$.
3. Address valid prior to or coincident with CS transition LOW.
4. Transition is measured $\pm 200\text{mV}$ from steady state.
5. All read cycle timings are referenced from the last valid address to the first transmitting address.

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V ± 10%, All Temperature Ranges)

Symbol	Parameter	71681x10 ⁽¹⁾		71681x12		71681x15		71681x20		71681x25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle												
t _{WC}	Write Cycle Time	10	—	12	—	15	—	20	—	20	—	ns
t _{CW}	Chip Select to End of Write	10	—	10	—	15	—	20	—	20	—	ns
t _{AW}	Address Valid to End of Write	10	—	10	—	15	—	20	—	20	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	10	—	10	—	15	—	20	—	20	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
t _{DW}	Data Valid to End of Write	7	—	8	—	9	—	10	—	10	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
t _{YI}	Data Valid to Output Valid (71681 only) ⁽³⁾	—	10	—	12	—	15	—	20	—	25	ns
t _{WY}	Write Enable to Output Valid (71681 only) ⁽³⁾	—	10	—	12	—	15	—	20	—	25	ns
t _{WHZ}	Write Enable to Output in High-Z (71682 only) ⁽³⁾	—	4	—	5	—	6	—	7	—	7	ns
t _{OEW}	Output Active from End of Write (71682 only) ⁽³⁾	0	—	0	—	0	—	0	—	0	—	ns

5


AC ELECTRICAL CHARACTERISTICS (Continued) (V_{CC} = 5.0V ± 10%, All Temperature Ranges)

Symbol	Parameter	71681x35		71681x45		71681x55 ⁽²⁾		71681x70 ⁽²⁾		71682x35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle												
t _{WC}	Write Cycle Time	30	—	40	—	50	—	60	—	60	—	ns
t _{CW}	Chip Select to End of Write	25	—	35	—	50	—	60	—	60	—	ns
t _{AW}	Address Valid to End of Write	25	—	35	—	50	—	60	—	60	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	25	—	30	—	35	—	40	—	40	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
t _{DW}	Data Valid to End of Write	15	—	20	—	20	—	25	—	25	—	ns
t _{DH}	Data Hold Time	3	—	3	—	3	—	3	—	3	—	ns
t _{YI}	Data Valid to Output Valid (71681 only) ⁽³⁾	—	30	—	35	—	35	—	40	—	40	ns
t _{WY}	Write Enable to Output Valid (71681 only) ⁽³⁾	—	30	—	35	—	35	—	40	—	40	ns
t _{WHZ}	Write Enable to Output in High-Z (71682 only) ⁽³⁾	—	13	—	20	—	25	—	30	—	30	ns
t _{OEW}	Output Active from End of Write (71682 only) ⁽³⁾	0	—	0	—	0	—	0	—	0	—	ns


NOTES:

1. 0°C to +70°C temperature range only.
2. -55°C to +125°C temperature range only.
3. This parameter guaranteed with AC Load (Figure 2) by device characterization, but is not production tested.
4. "x" in part numbers indicates power rating (SA or LA).

2964tbl12

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED)^(1,7)

2984 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED)^(1,6)

2984 drw 10

NOTES:

1. \overline{WE} or \overline{CS} must be HIGH during all address transitions.
2. If the \overline{CS} goes HIGH simultaneously with \overline{WE} HIGH, the outputs remain in a high-impedance state.
3. Transition is measured $\pm 200\text{mV}$ from steady state.
4. For IDT71681 only.
5. For IDT71682 only.
6. A write occurs during the overlap of a LOW \overline{CS} and a LOW \overline{WE} .
7. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of the write cycle.
8. All write cycle timings are referenced from the last valid address to the first transitioning address.

ORDERING INFORMATION

IDT	XXXXX	XX	XXX	XX	X	
Device Type		Power	Speed	Package	Process/ Temperature Range	
					Blank	Commercial (0°C to +70°C)
					B	Military (-55°C to +125°C) Compliant to MIL-STD-883, Class B
					P	300mil Plastic DIP (P24-1)
					D	300mil Ceramic DIP (D24-1)
					L	Leadless Chip Carrier (L28-1)
					SO	300mil Small Outline IC, Gull Wing (SO24-2)
					E	300mil CERPACK (E24-1)
					Y	300mil Small Outline IC, J-Bend (SO24-4)
					10 12 15 20 25 35 45 55 70 85 100	Commercial Only
						Speed in Nanoseconds
					SA LA	Standard Power Low Power
					71681 71682	(4K x 4 SRAM) Outputs Follow Inputs (4K x 4 SRAM) High Impedance Outputs

5

2984 drw 11