

Integrated Device Technology, Inc.

CMOS STATIC RAMS 64K (16K x 4-BIT) **Added Chip Select and Output Controls**

IDT7198S IDT7198L

FEATURES:

- Optimized for fast RISC processors, including
- Fast Output Enable (OE) pin available for added system
- Multiple Chip Selects (CS1, CS2) simplify system design and operation
- · High speed (equal access and cycle times)
 - Military: 20/25/35/45/55/70/85ns (max.)
 - Commercial: 15/20/25/35ns (max.)
- · Low power consumption
- -- IĎT7198S
- Active: 350mW (typ.)
- Standby: 100µw (typ.)
- IDT7198L
 - Active: 300mW (typ.)
 - Standby: 30µw (typ.)
- Battery back-up operation—2V data retention (L version
- 24-pin CERDIP, 24-pin plastic DIP, high-density 28-pin leadless chip carrier, 24-pin SOIC, SOJ and CERPACK
- Produced with advanced CEMOS™ technology

- · Bidirectional data inputs and outputs
- inputs/outputs TTL-compatible
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing# 5962-86859. Refer to Section 2/page 2-4

DESCRIPTION:


The IDT7198 is a 65,536 bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-performance, high-reliability technology—CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications. Timing parameters have been specified to meet the speed demands of the IDT79R3000 RISC processors.

The IDT7198 features three memory control functions: Chip Select 1 (CS1), Chip Select 2 (CS2) and Output Enable (OE). These three functions greatly enhance the IDT7198's overall flexibility in high-speed memory applications.

Access times as fast as 15ns are available, with typical power consumption of only 300mW. The IDT7198 offers a reduced power standby mode, ISB1, which enables the designer to considerably reduce device power requirements.



FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DECEMBER 1990

T-46-23-10

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DESCRIPTION: (Continued)

This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low-power version (L)also offers a battery backup data retention capability where the circuit typically consumes only 30µW when operating from a 2V battery.


64K (16K x 4-BIT) Added Chip Select and Output Enable Controls


All inputs and outputs are TTL-compatible and operate from a single 5 volt supply.

The IDT7198 is packaged in either a 24-pin ceramic DIP, 24-pin plastic DIP, 28-pin leadless chip carrier, 24-pin SOIC (Gull-Wing and J-Bend) and 24-pin CERPACK.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

MEMORY CONTROL PIN CONFIGURATIONS





The IDT7198 64K high-speed CEMOS static RAM incorporates two additional memory control features (an extra chip select and an output enable pin) which offer additional benefits in many system memory applications.

The dual chip select feature (CS1, CS2) now brings the convenience of improved system speeds to the large memory designer by reducing the external logic required to perform decoding. Since external decoding logic is reduced, board space is saved, system speed is enhanced and system reliability improves as a result of lower parts count.

Both chip selects, Chip Select 1 (\overline{CS}_1) and Chip Select 2 (\overline{CS}_2), must be in the active-low state to select the memory. If either chip select is pulled high, the memory will be deselected and remain in the standby mode.

The fast output enable function (\overline{OE}) is also a highly desirable feature of the IDT7198 high-speed common I/O static RAM. This function is designed to eliminate problems associated with data bus contention by allowing the data outputs to be controlled independent of either chip select. Its speed permits further decreases in overall read cycle timing.

These added memory control features provide improved system design flexibility, along with overall system speed performance enhancements.

PIN DESCRIPTIONS

Name	Description
A0-A13	Address Inputs
CS ₁	Chip Select 1
CS2	Chip Select 2
WE	Write Enable
ŌĒ	Output Enable
I/O0-I/O3	Data I/O
Vcc	Power
GND	Ground

2985 tbl 01

TRUTH TABLE(1)

Mode	CS ₁	CS ₂	WE	ŌĒ	I/O	Power
Standby	Н	X	Х	Х	High Z	Standby
Standby	Х	Н	Х	Х	High Z	Standby
Read	L	L	Н	L	Dour	Active
Write	L	L.	L	Х	Din	Active
Read	L	L	Н	Н	High Z	Active

NOTE:

1. H = ViH. L = ViL. X = don't care

2985 lbl 02

IDT7198S/L CMOS STATIC RAMS

T-46-23-10

MILITARY AND COMMERCIAL TEMPERATURE RANGES

64K (16K x 4-BIT) Added Chip Select and Output Enable Controls

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	MII.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.0	1.0	W
lout	DC Output Current	50	50	mA

NOTE:

CAPACITANCE (TA = +25°C, f = 1.0MHz, Vcc = 0V)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Ünit
CIN	Input Capacitance	VIN = 0V	7	рF
Cout	Output Capacitance	Vout = 0V	7	pF

NOTE:

2985 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc.	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	-	6.0	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

1. Vit (min.) = -3.0V for pulse width less than 20ns.

2985 tbl 05

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	οV	5V ± 10%
Commercial	0°C to +70°C	ov	5V ± 10%



2985 tbl 06

DC ELECTRICAL CHARACTERISTICS

 $VCC = 5.0V \pm 10\%$

				IDT7	198S	IDT7		
Symbol	Parameter	Test Condition	· [Min.	Max.	Min.	Max.	Unit
	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L.	_	10 5	_	5 · 2	μА
[lto]	Output Leakage Current	Vcc = Max., \overline{CS} = ViH, MIL. Vout = GND to Vcc COM'L.		_	10 5	_	5 2	μА
Vol .	Output Low Voltage	IOL = 10mA, Vcc = Min.			0.5		0.5	V
		IOL = 8mA, Vcc = Min.			0.4		0.4	1
Vон	Output High Voltage	IOL = -4mA, Vcc = Min.		2.4	_	2.4		V

2985 (b) 07

NOTE: 2985 to US

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

This parameter is determined by device characterization, but is not production tested.

2985 Ibl 06

IDT7198S/L CMOS STATIC RAMS 64K (16K x 4-BiT) Added Chip Select and Output Enable Controls

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5V \pm 10\%, \dot{V}LC = 0.2V, VHC = VCC - 0.2V)$

T-46-23-10

			7198 7198			3S20 3L20		3S25 3L25		3S35 3L35		S45 8L45	71985	555/70 .55/70	7198 7198		
Symbol	Parameter	Power	-	MII.			Com'l.		Com'l.		Com'l.	Mil.	Com'l.	Mil.	Com'l.	· · · · · ·	Unit
ICC1	Operating Power Supply Current	S	90	-	110	110	100	105	100	110	-	110	-	110		110	mA
	CS = VIL, Outputs Open Vcc = Max., f = 0 ⁽²⁾	L	75	_	70	80	70	80	85	95	_	95		95	-	95	Ė
lCC2	Dynamic Operating Current	S	135	-	130	160	135	155	125	140	-	140		140		140	mA
	CS = VIL, Outputs Open Vcc = Max., f = fMax ⁽²⁾	L	125	_	115	130	100	120	105	115	-	110	_	110	-	105	
ISB .	Standby Power Supply Current (TTL Level)	S	60	-	55	70	55	60	45	50	_	50	1	50	_	50	mA
	CS ≥ VIH, Vcc = Max., Outputs Open, f = fмax ⁽²⁾	L	45	-	- 40	50	35	40	35	40	_	35	-	35	_	35	
ISB1	Full Standby Power Supply Current (CMOS	S	20	_	15	25	15	20	15	20	_	20	-	20		20	mA
	Level) $\overline{CS} \ge VHC$, $VCC = Max.$, $VIN \ge VHC$ or $VIN \le VLC$, $f = 0^{(2)}$	L	1.5	-	0,5	1.5	0.5	1.5	0.5	1.5	-	1.5	_	1.5	-	1.5	

NOTES:

1. All values are maximum guaranteed values.

2. At f = fMAX address and data inputs are cycling at the maximum frequency of read cycles of 1/trc. f = 0 means no input lines change.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

			Test Condition			p. ⁽¹⁾ cc @	Vo	<u> </u>	
Symbol	Parameter	Test Cond			2.0v	3.0V	2.0V	3.0V	Unit
Vor	Vcc for Data Retention			2.0		_		_	٧
ICCOR	Data Retention Current		MIL. COM'L.	_	10 10	15 15	600 150	900 225	μА
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	CS1 or CS2 Vin ≥ VHC or	-,	0				-	ns
tR ⁽³⁾	Operation Recovery Time	1		tRC ⁽²⁾		_	_	_	ns
[[L] ⁽³⁾	Input Leakage Current				_	_	2	2	μА

NOTES:

- 1. TA = +25°C.
- 2. · tRC = Read Cycle Time.
- 3. This parameter is guaranteed, but not tested.

LOW Vcc DATA RETENTION WAVEFORM



5.24


2985 tbl 09

IDT7198S/L CMOS STATIC RAMS 64K (16K x 4-BiT) Added Chip Select and Output Enable Controls

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1,5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2



5V 480Ω DATAout 255Ω 5pF* 2985 drw 06

Figure 1. Output Load

Figure 2. Output Load (for tcLZ1, 2, toLZ, tcHZ1, 2, toHZ, tow and twHZ)

*Includes scope and jig capacitances

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

			315 ⁽¹⁾ /20 .15 ⁽¹⁾ /20		8525 8L25	7198S 7198L	35/45 ⁽²⁾ 35/45 ⁽²⁾	7198 7198	IS55 ⁽²⁾ IL55 ⁽²⁾		S70 ⁽²⁾ L70 ⁽²⁾		3585 ⁽²⁾ 3L85 ⁽²⁾	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	ycle		•						·		·			
trc	Read Cycle Time	15/20	_	25	_	35/45	-	55	_	70		85	F_	ns
taa	Address Access Time	-	15/19	_	25		35/45		55	_	70	_	85	ns
tACS1,2	Chip Select-1,2 Access Time ⁽³⁾	-	15/20		25	_	35/45	_	55	_	70	_	85	ns
tCLZ1,2	Chip Select-1,2 to Output in Low Z ⁽⁴⁾	5	-	5	_	5	_	5	_ :	5	_	5	 -	ns
tOE	Output Enable to Output Valid	_	8/9	_	11		20/25		35	_	45		55	ns
tolz	Output Enable to Output in Low Z ⁽⁴⁾	5	_	5	_	5 ·	_	5	_	5		5	-	ns
tCHZ1,2	Chip Select 1,2 to Output in High Z ⁽⁴⁾	_	7/8	_	10	_	14	_	20		25		30	ns
tonz	Output Disable to Output in High Z ⁽⁴⁾		7/8	_	9		15		20		25		30	ns
toH	Output Hold from Address Change	5	_	5		5	_	5		5	_	5	_	ns
tpu	Chip Select to Power Up Time ⁽⁴⁾	0	_	0	_	0	_	0		0		0	_	ns
tPD	Chip Deselect to Power Down Time ⁽⁴⁾	_	15/20		25		35/45		55		70		05	200

- NOTES:

 1. 0° to +70°C temperature range only.

 2. -55°C to +125°C temperature range only.

 3. Both chip selects must be active low for the device to be selected.

 4. This parameter guaranteed but not tested.


2985 tol 11

T-46-23-10


IDT7198S/L CMOS STATIC RAMS 64K (16K x 4-BIT) Added Chip Select and Output Enable Controls

MILITARY AND COMMERCIAL TEMPERATURE RANGES


TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)



- NOTES:

 1. WE is high for READ cycle.

 2. Device is continuously selected, $\overline{CS}_1 = V_{IL}$, $\overline{CS}_2 = V_{IL}$.

 3. Address valid prior to or coincident with \overline{CS}_1 and or \overline{CS}_2 transition low.

 4. $\overline{OE} = V_{IL}$.

 5. Transition is measured ±200mV from steady state voltage.

IDT7198S/L CMOS STATIC RAMS 64K (16K x 4-BIT) Added Chip Select and Output Enable Controls

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V + 10%, All Temperature Banges)

T-46-23-10

			7198S15 ⁽¹⁾ /20 7198L15 ⁽¹⁾ /20				35/45 ⁽²⁾ 35/45 ⁽²⁾		S55 ⁽²⁾ L55 ⁽²⁾		S70 ⁽²⁾ L70 ⁽²⁾		S85 ⁽²⁾ L85 ⁽²⁾	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write C	ycle							<u></u>	<u></u>				·	
two	Write Cycle Time	14/17	_	20	_	30/40	_	50		60	—	75	Γ=	ns
tCW1,2	Chip Select to End of Write()	14/17	_	20		25/35	_	50		60	_	75	_	ns
taw	Address Valid to End of Write	14/17	_	20	_	25/35	_	50	_	60		75	_	ns
tas .	Address Set-up Time	0	_	0		0 -		0	_	0		0	_	ns
twp	Write Pulse Width .	14/17	_	20		25/35	_	50	_	60	_	75	_	ns
tWR1,2	Write Recovery Time	0	_	0	-	0	-	0		0		0	-	ns
twnz	Write Enable to Output in High Z ⁽⁴⁾	1-	5/6	_	7	_	10/15	_	25	_	30		40	ns
tow	Data Valid to End of Write	10	_	13	-	15/20		25	_	30	_	35	_	ns
tDH	Data Hold Time	0		0	_	0		0		0	_	0		ns
tow	Output Active from End of Write ⁽⁴⁾	5		5	_	5	_	5	_	5	_	5	<u> </u>	ns


1. 0° to +70°C temperature range only.

2. -55°C to +125°C temperature range only.

Both chip selects must be active low for the device to be selected.

4. This parameter guaranteed but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)



NOTES:

NOTES:

1. WE, CS1 or CS2 must be high during all address transitions.

2. A write occurs during the overlap (twe) of a low WE, a low CS1 and a low CS2.

3. two is measured from the earlier of CS1, CS2 or WE going high to the end of the write cycle.

4. During this period, the I/O pins are in the output state, and input signals must not be applied.

5. If the CS low transition occurs simultaneously with or after the WE low transition, outputs remain in the high impedance state.

6. Transition is measured ±200mV from steady state.

7. If OE is low during a WE controlled write cycle, the write pulse width must be the larger of twp or (twHz + tbw) to allow the I/O drivers to turn off and data to be placed on the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp. 8. OE = VIH.




2985 tbl 12

T-46-23-10

IDT7198S/L CMOS STATIC RAMS 64K (16K x 4-BiT) Added Chip Select and Output Enable Controls

MILITARY AND COMMERCIAL TEMPERATURE RANGES

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1,5)



- WE, CS1 or CS2 must be high during all address transitions

- WE, CS1 or CS2 must be high during all address transitions.

 A write occurs during the overlap (twp) of a low WE, a low CS1 and a low CS2.

 WR is measured from the earlier of CS1, CS2 or WE going high to the end of the write cycle.

 During this period, the I/O pins are in the output state, and input signals must not be applied.

 If the CS low transition occurs simultaneously with or after the WE low transition, outputs remain in the high impedance state.

 Transition is measured ±200mV from steady state.

 If OE is low during a WE controlled write cycle, the write pulse width must be the larger of two or (twnz + tow) to allow the I/O drivers to turn off and data to be placed on the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the secretary than the consideration. the specified twp. 8. OE = ViH.

ORDERING INFORMATION

