

## BICMOS STATIC RAM 64K (16K x 4-BIT)

IDT71B88

#### **FEATURES:**


- · 16K x 4 BiCMOS static RAM
- · High-speed address/chip select time
- Commercial: 10/12ns
- · Single chip select
- Single 5V (±10%) power supply
- · Input and output directly TTL-compatible
- Available in 22-pin, 300 mil plastic DIP; and 24-pin, 300 mil plastic SOJ packages

#### **DESCRIPTION:**

The IDT71B88 is a 65,536-bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-perfomance, high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

Address access times as fast as 8ns are available with power consumption of only 400mW (typ.). All inputs and outputs of the IDT71B88 are TTL-compatible, and operation is from a single 5V supply.

The IDT71B88 is packaged in a 22-pin, 300 mil plastic DIP and a 24-pin, 300 mil SOJ.



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGES
SEPTEMBER 1992

©1992 Integrated Device Technology, Inc.

6.3-/

DSC-1086/1

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +125	°C
Рт	Power Dissipation	1.0	1.0	W
lout	DC Output Current	50	50	mA

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vin must not exceed Vcc + 0.5V.

### TRUTH TABLE

CS	WE	1/0	Function
L	Н	DATAOUT	Read
L	L	DATAIN	Write
Н	X	High-Z	Deselect Chip

NOTE:

1. H = VIH, L = VIL, X = Don't care.

### CAPACITANCE (TA = +25°C, f = 1.0MHz, SOJ pack-

age only)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	ViN = 3dV	6	рF
Cour	Output Capacitance	Vout = 3dV	7	pF

NOTE:

3002 tbl 03

 This parameter is guaranteed by device characterization, but is not production tested.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	Vcc + 0.5	٧
VIL	Input Low Voltage	-0.5		0.8	٧

NOTE:

3002 tbl 02

3002 tbl 01

3002 tbl 04 1. VIL (Min.) = -1.5V for pulse width less than 10ns, once per cycle.

## DC ELECTRICAL CHARACTERISTICS

Vcc = 5.0V + 10%

			IDT71	IDT71B88		
Symbol	Parameter	Test Condition	Min.	Max.	Unit	
Jul	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	_	10	μА	
ILO	Output Leakage Current	Vcc = Max., CS = ViH, Vout = GND to Vcc	_	10	μА	
Vol	Output Low Voltage	IOL = 10mA, Vcc = Min.		0.5	V	
		IOL = 8mA, VCC = Min.	_	0.4		
Vон	Output High Voltage	10H = −4mA, VCC = Min.	2.4		V	

3002 tbl 05

### DC ELECTRICAL CHARACTERISTICS(1)

 $(Vcc = 5.0V \pm 10\%)$ 

		71B88S10	71B88S12	
Symbol	Parameter	Com'l.	Com'l.	Unit
Icc	Dynamic Operating Current, $\overline{CS} \le VIL$ , Outputs Open, $VCC = Max.$ , $f = fMAX^{(2)}$	180	160	mA

NOTES:


1. All values are maximum guaranteed values

2. fMAX = 1/tRC, all Address inputs are cycling at fmax.

3002 tbi 05

6.3-2

2






Figure 3. Lumped Capacitive Load, Typical Derating

### AC TEST CONDITIONS

AC IEST COMBITTORS	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2 & 3

3002 tbl 0

### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)


		71B8	71B88S10		71B88S12	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cycle						
tRC	Read Cycle Time	10		12	_	ns
taa	Address Access Time	_	10		12	ns
tacs	CS Access Time		6		7	ns
tcLZ <sup>(1)</sup>	CS to Output in Low-Z	1		1		ns
tcHZ <sup>(1)</sup>	CS to Output in High-Z	_	6	_	7	ns
ton	Out Hold from Address Change	3		3	<u> </u>	ns
Write Cycle	9	_				
twc	Write Cycle Time	10	_	12		ns
tcw	Chip Select to End-of-Write	8		9		ns
taw	Address Valid to End-of-Write	8		9	<u> </u>	ns
tas	Address Set-up Time	0		0		ns
twp	Write Pulse Width	8	_	9		ns
twn	Write Recovery Time	0		0		ns
twHZ <sup>(1)</sup>	WE to Output in High-Z	_	3		4	ns
tow	Data Set-Up Time	5		6		ns
tDH	Data Hold from Write	0_		0		ns
tow <sup>(1)</sup>	Out Active from End-of-WE	3	<u> </u>	3	<u> </u>	ns
NOTES:						3002 tb: 0


NOTES:

1. This parameter is guaranteed with the AC Load (Figure 2) by device chracterization, but is not production tested.

6.3-3

3002 drw 08





NOTES:


WE is HIGH for read cycle, WE ≥ ViH.

2. Address valid prior to or coincident with CS transition LOW.


Address valid prior to or coincident with CS transitio.
 Transition is measured ±200mV from steady state.

6.3 - 4

# TIMING WAVEFORM OF WRITE CYCLE NO.1 (WE CONTROLLED TIMING)(1,2,5)



# TIMING WAVEFORM OF WRITE CYCLE NO.2 (CS CONTROLLED TIMING)(1,2,4)



### NOTES:

WE or CS must be HIGH during all address transitions.

2. A write occurs during the overlap of a LOW CS and a LOW WE.

3. two is measured from the earlier of CS or WE going HIGH to the end of the write cycle.

4. If CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high-impedance state. If CS high transition occurs simultaneously with or before WE high transition, the outputs remain in the high-impedance state.

5. Transition is measured ±200mV from steady state.

