

## BICMOS STATIC RAM 64K (16K x 4-BIT)

PRELIMINARY IDT71B98

#### **FEATURES:**

- 16K x 4 BiCEMOS™ Static RAM
- · High-speed address access time
  - Commercial: 8/10/12ns
- Military: 10/12/15nsFast Output Enable
  - Commercial: 5/6/7ns
  - Commercial: 5/6//n
- Military: 6/7/8ns• Multiple Chip Selects
- Single 5V (±10%) power supply
- · Input and output directly TTL-compatible
- Available in 24-pin, 300 mil plastic DIP; 24-pin, 300 mil ceramic DIP and 24-pin, 300-mil plastic SOJ


### **DESCRIPTION:**

The IDT71B98 is a 65,536-bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-performance high-reliability BiCEMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

Address access times as fast as 8ns are available with power consumption of only 400mW (typ.). All inputs and outputs of the IDT71B98 are TTL-compatible and operation is from a single 5V supply. Multiple chip selects simplify design and operation.

The IDT61B98 is packaged in a 24-pin, 300 mil plastic DIP; 24-pin, 300 mil ceramic DIP and a 24-pin, 300 mil SOJ.

#### FUNCTIONAL BLOCK DIAGRAM



BiCEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


DECEMBER 1990

©1990 Integrated Device Technology, Inc.

6.18 ~ ]

DSC-1083/-

### **PIN CONFIGURATION**



DIP/SOJ TOP VIEW 2999 drw 02

### TRUTH TABLE(1)

CS <sub>1</sub>	CS₂	ŌĒ	WE	1/0	Function
Х	Η	X	Х	Hi-Z	Deselect Chip
Н	Х	Х	Х	Hi-Z	Deselect Chip
L	L	L	Н	Dout	Read Cycle
L	L	Х	L	DIN	Write Cycle
L	L	Н	Н	Hi-Z	Outputs Disabled

NOTE:

1.  $H = V_{IH}$ ,  $L \approx V_{IL}$ , X = Don't care.

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +125	°C
Рт	Power Dissipation	1.25	1.25	W
ЮЛТ	DC Output Current	50	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
	Input Capacitance	VIN = 0V	8	ρF
Cout <sup>(1,2)</sup>	Output Capacitance	Vout = 0V	12	рF

NOTES:

2999 thi 01

With output deselected.

2. Characterized values, not currently tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5	_	0.8	٧

NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

2999 tbl 04

2999 tbl 03

## DC ELECTRICAL CHARACTERISTICS

 $VCC = 5.0V \pm 10\%$ 

		Ĺ	IDT7		
Symbol	Parameter Test Condition		Min.	Max.	Unit
lu  .	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	_	10	μА
[ILO]	Output Leakage Current	Vcc = Max., CS = ViH, Vout = GND to Vcc		10	μА
Vol	Output Low Voltage	IOL = 10mA, Vcc = Min.		0.5	V
		IOL = 8mA, VCC = Min.		0.4	1
Voн	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4		T v

2999 tbl 05

## 6

2999 tbl 05

## DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%)$ 

		71B98S8		71B98	S10	71B98	S12	71B98	S15	
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
Icc	Dynamic Operating Current, $\overline{CS} = VIL$ Outputs Open, $VCC = Max., f = fMAX^{(2)}$	200	_	180	190	160	170	_	170	mA

#### NOTES:

- 1. All values are maximum guaranteed values.
- 2. fmax = 1/trc.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1A, 1B & 1C

2999 tbl 06





Figure 1A. AC Test Load



\*Including jig and scope capacitance.

Figure 1B.




Figure 1C. Lumped Capacitive Load, Typical Derating

2999 drw 03b

## AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

	71B98S8 <sup>(1)</sup>		71B98S10		71B98S12		71B98S15(3)		
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ile									
Read Cycle Time	8		10	_	12		15	<u> </u>	ns
Address Access Time	T -	8	_	10		12		15	ns
CS <sub>1,2</sub> Access Time	T	6		7		7		8	ns
OE to Output Valid		4		5		6		7	ns
CS1,2 to Output in Low Z	3	_	3	_	3	_	4	<u> </u>	ns
CS <sub>1,2</sub> to Output in High Z	_	6	_	6		7	<u> </u>	8	ns
OE to Output Low Z	3	_	3		3	_	4		ns
OE to Output High Z	1 =	3	_	3		3	<u> </u>	4	ns
Out Hold from Add Change	3		3		3		3	<u> </u>	ns
le	· · · · · · · · · · · · · · · · · · ·			·		L		L	
Write Cycle Time	8	_	10		12		15		ns
Address to End of Write	8		8		9				ns
Address Setup Tme	0	-	0		0				ns
Write Pulse Width	8		8		9				ns
CS <sub>1,2</sub> to End of Write	8	_	8		9				ns
Write Recovery	0		0						ns
WE to Out in High Z		3		3		٦ -			ns
Data Setup	5		5		6		I		ns
Data Hold	10		-						
Output from End of Write	3	_	3		3	$\equiv$	4		ns
	Address Access Time  CS1,2 Access Time  OE to Output Valid  CS1,2 to Output in Low Z  CS1,2 to Output in High Z  OE to Output Low Z  OE to Output High Z  Out Hold from Add Change  Ile  Write Cycle Time  Address to End of Write  Address Setup Time  Write Pulse Width  CS1,2 to End of Write  Write Recovery  WE to Out in High Z  Data Setup  Data Hold	Parameter   Min.	Parameter         Min.         Max.           Ise         Read Cycle Time         8         —           Address Access Time         —         8           CS1,2 Access Time         —         6           OE to Output Valid         —         4           CS1,2 to Output in Low Z         3         —           CS1,2 to Output Low Z         3         —           OE to Output Low Z         3         —           OE to Output High Z         —         3           Out Hold from Add Change         3         —           Ie         Write Cycle Time         8         —           Address to End of Write         8         —           Address Setup Tme         0         —           Write Pulse Width         8         —           CS1,2 to End of Write         8         —           Write Recovery         0         —           WE to Out in High Z         —         3           Data Setup         5         —           Data Hold         0         —	Parameter         Min.         Max.         Min.           Ise         Read Cycle Time         8         —         10           Address Access Time         —         8         —           CS1,2 Access Time         —         6         —           OE to Output Valid         —         4         —           CS1,2 to Output In Low Z         3         —         3           CS1,2 to Output In High Z         —         6         —           OE to Output Low Z         3         —         3           OE to Output High Z         —         3         —         3           Out Hold from Add Change         3         —         3         —           Write Cycle Time         8         —         10           Address to End of Write         8         —         8           Address Setup Tme         0         —         0           Write Pulse Width         8         —         8           CS1,2 to End of Write         8         —         8           Write Recovery         0         —         0           WE to Out in High Z         —         5         —         5           Data Setup	Parameter         Min.         Max.         Min.         Max.           Ise           Read Cycle Time         8         —         10         —           Address Access Time         —         8         —         10           CS1.2 Access Time         —         6         —         7           OE to Output Valid         —         4         —         5           CS1.2 to Output In Low Z         3         —         3         —           OE to Output Low Z         3         —         3         —         3         —           OE to Output High Z         —         3	Parameter   Min.   Max.   Min.   Min.   Max.   Min.   Mi	Read Cycle Time	Nax.   Nax.	Nin.   Nax.   Nax.


#### NOTES:

1. 0° to +70°C temperature range only.

2. This parameter is guaranteed with the AC Load, Figure 1B, and is not tested.

3. -55° to +125°C temperature range only.

## TIMING WAVEFORM OF READ CYCLE(1,2)



#### NOTES:

WE is high for read cycle.

2. Address valid prior to or coincident with CS<sub>1,2</sub> transition low.


3. Transition is measured ±200mV from steady state.

6.18-4


2999 tbl 08

## G

## TIMING WAVEFORM OF WRITE CYCLE NO.1 $(\overline{\text{WE}}\ \text{CYCLE})^{(1,2,4,5)}$



## TIMING WAVEFORM OF WRITE CYCLE NO.2 (CS CYCLE)(1,2,4,5,6)



#### NOTES:

- A write occurs during the overlap (tcw and twp) of CS1,2 low and WE low.
- 2. twp is measured from the earlier of CS1,2 or WE being deasserted.
- 3. During this period, the I/O pins are in the output state, and input signals must not be applied on these pins.
- If CS asserted coincident with or after WE goes low, the output will remain in a high impedance state.
- 5. If CS is deasserted coincident with or before WE goes high, the output will remain in a high impedance state.
- 6. The transition is measured ±200mV from steady state with a 5pF load.
- 7. If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of twp or (twHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is high during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## **ORDERING INFORMATION**

