

CMOS STATIC RAM 64K (8K x 8-BIT) RESETTABLE RAM

IDT7165S IDT7165L NOT RECOMMENDED FOR NEW DESIGNS (*)

FEATURES:

- High-speed asynchronous RAM clear on Pin 1 (clears all RAM bits to 0, reset cycle time = 2 x tAA)
- High-speed address access time
 Military: 35/45/55ns (max.)
- Commercial: 30/35/45ns (max.)
- High-speed chip select (CS1) time
 - Military: 20/25/30 (max.)Commercial: 15/20/25ns (max.)
- · Low-power operation
 - IDT7165S
 - Active: 300mW (typ.) Standby: 100μW (typ.)
 - IDT7165L
 - Active: 250mW (typ.) Standby: 30µW (typ.)
- Battery backup operation 2V data retention voltage (IDT7165L only)
- Produced with CEMOS™ high-performance technology
- Single 5V(+10%) power supply
- · Input and output directly TTL-compatible
- Standard 28-pin, 600 mil DIP, 300 mil DIP, 28-pin SOIC, 32-pin LCC and PLCC
- Military product is compliant to MIL-STD-883, Class B

DESCRIPTION:


The IDT7165 is a high-speed 65,536-bit static RAM, organized 8K x 8, with reset function. The $\overline{\text{RESET}}$ pin provides a single RAM clear control which clears all words in the internal RAM to zero when activated. This allows the memory bits for all locations to be cleared at power-on or system reset, or for a fast clear to be available to graphics, histogramming and other designs where a byte-by-byte RAM clear would cause noticeable system speed degradation.

This product is fabricated using IDT's high-performance, high-reliability CEMOS technology. Address access time of 20ns and chip select (\overline{CS} 1) time of 15ns are available with maximum power consumption of only 770mW. This circuit also offers a reduced power standby mode. When CS2 goes low, the circuit will automatically go to and remain in a low-power standby mode. In the full standby mode, the low-power device typically consumes less than $30\mu W$. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $10\mu W$ operating from a 2V battery.

The IDT7165 is packaged in a 28-pin 300 or 600 mil DIP, 28-pin gull-wing SOIC, and 32-pin LCC and PLCC, providing high board level densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to the military temperature applications which require instant destruction of sensitive RAM data and demand the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



NOTE:


CEMOS is a trademark of Integrated Device Technology, Inc.


1. Not recommended for new designs. Contact marketing.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DECEMBER 1990

PIN CONFIGURATIONS





TRUTH TABLE (VCC = 0.2V, VHC = VCC - 0.2V)^(1,2)

WE	CS ₁	CS ₂	ŌĒ	RESET	1/0	Function
Х	Х	Х	Х	L		Reset all bits to low
Х	Н	х	X	н	Z	Deselect chip
Х	X	L	X	н	Z	Deselect power down ⁽¹⁾
Х	Vнс	Х	Х	Н	Z	Deselect chip
X	х	VLC	X	Vнс	Z	CMOS deselect power down ⁽¹⁾
Η.	L	Н	Н	Н	Z	Output disable
Н	L	Н	L	Н	Dout	Read
L	L	Н	Х	н	Din	Write

NOTE:

CS2 will power down CS1, but CS1 will not power down CS2.

PIN DESCRIPTIONS

A0-12	Address	
I/O ₀₋₇	Data Input/Output	
CS1, CS2	Chip Select	
RESET	Memory Reset	
WE	Write Enable	_
ŌĒ	Output Enable	
GND	Ground	
Vcc	Power	

2979 thi 02

2979 tbl 01

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'i.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	ç
PT	Power Dissipation	1.0	1.0	W
lout	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	8	ρF
Cout	Output Capacitance	Vout = 0V	8	pF

NOTE:

2979 tbi 04 1. This parameter is determined by device characterization, but is not production tested.

^{2.} H = VIH, L = VIL, X = don't care.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	οV	5V ± 10%
Commercial	0°C to +70°C	oV	5V ± 10%

2979 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	l –	6.0	٧
VIHR	RESET Input Voltage	2.5	Ī —	6.0	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

2979 tbl 06

DC ELECTRICAL CHARACTERISTICS(1, 2)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

			71659	530	7165S	/L35	7165S/L45		7165S/L55		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current	S	110	_	110	125	110	125	110	125	mA
	CS1 = VIL, CS2 = VIH Outputs Open, Vcc = Max., f = 0	L	_	_	90	_	90	110	90	110	
lcc2	Dynamic Operating Current	S	160	_	150	160	150	160	150	160	mA
	CS1 = VIL, CS2 = VIH Outputs Open, Vcc = Max., f = fMAX	L	_		130	_	120	130	115	125	
ISB	Standby Power Supply Current (TTL Level) f = fMAX	S	20		20	20	20	20	20	20	mA
ČS₁ :	CS1 ≥ ViH, CS2 ≤ ViL, RESET ≥ ViH Outputs Open, Vcc = Max.	L	_	_	3	_	3	5	3	5]
ISB1	Full Standby Power Supply Current	s	15	_	15	20	15	20	15	20	mA
	(CMOS Level) f = 0 CS2 ≤ VLC and RESET ≥ VHC VCC = Max., VIN≥ VHC or VIN ≤ VLC		_	_	0.2	_	0.2	1.0	0.2	1.0	

NOTES:

1. All values are maximum guaranteed values.

2979 tbl 07

2. At f = fmax address and data are cycling at maximum frequency of read cycles f = 1/tnc. f = 0 means no inputs change.


DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$

				IDT7165S		IDT7		
Symbol	Parameter	Test Condition		Min.	Max.	Min.	Max.	Unit
[ILI]	Input Leakage Current	Vcc = Max.,	MIL.		10	_	5	μΑ
		VIN = GND to VCC	COM'L.	_	5		2	<u> </u>
IILOI	Output Leakage Current	Vcc = Max., CS = VIH,	MIL.		10	Г –	5	μА
11	'	Vout = GND to Vcc	COM'L.	_	5		2	
Vol	Output Low Voltage	IOL = 10mA, VCC = Min.		_	0.5	I –	0.5	_ ∨
		IOL = 8mA, VCC = Min.			0.4	-	0.4	
Vон	Output High Voltage	IOL = -4mA, VCC = Min.		2.4		2.4		V
								00704510

2979 tbl 08

LOW Vcc DATA RETENTION WAVEFORM



DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

						/p. ⁽¹⁾ cc @	W Vo		
Symbol	Parameter	Test Condition		Min.	2.0v	3.0V	2.0V	3.0V	Unit
VDR	Vcc for Data Retention	_		2.0					V
ICCDR	Data Retention Current		MIL.	_	10	15	200	300	μА
	<u>L</u>	j	COM'L.		10	15	60	90	1
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	CS2 ≤ VLC, C RESET ≥ VH		0	_		_		ns
tR ⁽³⁾	Operation Recovery Time]	Ì	tRC ⁽²⁾					ns
ILI ⁽³⁾	Input Leakage Current					 	2	2	μА

NOTES:

- 1. TA = +25°C.
- 2. tRC = Read Cycle Time.
- 3. This parameter is guaranteed, but not tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2979 tbl 09




Figure 1. Output Load




Figure 2. Output Load (for tCLZ1, 2, tOLZ, tCHZ1, 2, tOHZ, tOW, tWHZ)

*Includes scope and jig.

2979 tbl 08

5

AC ELECTRICAL CHARACTERISTICS ($Vcc = 5.0V \pm 10\%$, All Temperature Ranges)

		7165	S30 ⁽¹⁾	7165 7165		7165 7165	S45 5L45	71659 7165	S55 ⁽³⁾ L55 ⁽³⁾	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle									
tRC	Read Cycle Time	30		35		45		55		ns
taa	Address Access Time	_	30		35		45		55	ns
tACS1	Chip Select-1 Access Time ⁽²⁾		15		20	_	25		30	ns
tACS2	Chip Select-2 Access Time ⁽²⁾		35	_	40		45	_	55	ns
tCLZ1	Chip Select-1 to Output in Low Z ⁽⁴⁾	0	_	0	_	0	_	0		ns
tCLZ2	Chip Select-2 to Output in Low Z ⁽⁴⁾	5		5		5		5		ns
tOE	Output Enable to Output Valid		15		20		25		30	ns
tOLZ	Output Enable to Output in Low Z ⁽⁴⁾	3	_	3		3		3		ns
tCHZ1	Chip Select-1 to Output in High Z ⁽⁴⁾	_	13		15		20	_	25	ns
tCHZ2	Chip Select-2 to Output in High Z ⁽⁴⁾		13	_	15	_	20		25	ns
tonz	Output Disable to Output in High Z ⁽⁴⁾	_	14	T -	15	_	20		25	ns
ton	Output Hold from Address Change	5	_	5	_	5		5		ns
tPU	Chip Select to Power Up Time ⁽⁴⁾	0	—	0		0	_	0_	<u> </u>	ns
tPD	Chip Select to Power Down Time ⁽⁴⁾		30	-	35		45	_	55	ns
Write C	ycle									
twc	Write Cycle Time	30	T -	35	-	45		55		ns
tcw1	Chip Select-1 to End of Write (CS1)	20	—	20	-	25		30		ns
tCW2	Chip Select-2 to End of Write (CS2)	22	T-	25	T —	33	_	50	<u> </u>	ns
taw	Address Valid to End of Write	22	_	25	Ι-	33	_	50	Γ	ns
tas	Address Set-up Time	0	T —	0	 -	0	T -	0	I —	ns
twp	Write Pulse Width	23	_	25		25	T —	50		ns
twn1	Write Recovery Time (CS1, WE)	0	l —	0	T -	0	T	0	-	ns
twR2	Write Recovery Time (CS2)	5	T-	5	_	5	-	5	T	ns
twnz	Write Enable to Output in High Z ⁽⁴⁾	_	12	_	14	_	18		25	ns
tDW	Data to Write Time Overlap	13	1 -	15	-	20		25		ns
tDH1	Data Hold from Write Time (CS1)	3	T -	3	1 –	3	T -	3] =	ns
tDH2	Data Hold from Write Time (CS2)	5	1 —	5	T -	5	T -	5	T	ns
tow	Output Active from End of Write ⁽⁴⁾	5	1-	5	1 -	5	1 –	5	-	ns
NOTES:	<u> </u>		•		•		-			2976 tbl

NOTES:

1. 0° to +70°C temperature range only.


2. Both chip selects must be active for the device to be selected.

3. -55°C to +125°C temperature range only.


4. This parameter is guaranteed, but not tested.

j - 5.18 -5


TIMING WAVEFORM OF READ CYCLE NO. 1(1)



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




NOTES:


- 1. WE is high for read cycle.
- 2. Device is continuously selected, $\overline{CS}_1 = V_{IL}$, $CS_2 = V_{IH}$.
- 3. Address valid prior to or coincident with CS1 transition low and CS2 transition high.
- OE = VIL.
- 5. Transition is measured ±200mV from steady state.

5

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1)



NOTES:

- 1. WE, CS1 or CS2 must be inactive during all address transitions.
- 2. A write occurs during the overlap (twp) of a low WE, a low CS1 and a high CS2.
- 3. twn, 2 is measured from the earlier of CS1 or WE going high or CS2 going low to the end of the write cycle.
- During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 If the CS1 low transition or CS2 high transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. If OE is low during a WE controlled write cycle, the write pulse width must be the larger of twp or (twHZ +tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the spectified twp.
- 7. DATAOUT is the same phase of write data of this write cycle.
- 8. If CS1 is low and CS2 is high during this period, I/O pins are in the output state. Data input signals of opposite phase to the outputs must not be applied to them.
- 9. Transition is measured ±200mV from steady state.

2976 tbl 09


AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)


		7165S30 ⁽¹⁾		7165S35 7165L35 ⁽¹⁾		7165S45 7165L45		7165S55 ⁽³⁾ 7165L55 ⁽³⁾		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle									
trspw	Reset Pulse Width ⁽²⁾	55	_	65	<u> </u>	80	Γ_	100	Ι_	ns
tRSAC	Reset High to WE Low	5	_	5	_	10		10		ns

NOTES:


- 1. 0° to +70°C temperature range only.
- Recommended duty cycle = 10% maximum.
- 3. -55°C to +125°C temperature range only.

RESET TIMING





Driving the RESET pin with CMOS logic.



Driving the RESET pin with bipolar logic.

Figure 3.

5

ORDERING INFORMATION

