

## 3.3V CMOS STATIC RAM 1 MEG (64K x 16-BIT)

**IDT71V016SA** 

### **FEATURES:**

- 64K x 16 advanced high-speed CMOS Static RAM
- Equal access and cycle times
   10/12/15/20ns
- · One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly TTL-compatible
- · Low power consumption via chip deselect
- · Upper and Lower Byte Enable Pins
- · Single 3.3V power supply
- Available in 44-pin Plastic SOJ and 44-pin TSOP package and 48-BALL Plastic FBGA


The IDT71V016 is a 1,048,576-bit high-speed Static RAM organized as  $64K \times 16$ . It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71V016 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71V016 are TTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71V016 is packaged in a JEDEC standard 44-pin Plastic SOJ, a 44-pin TSOP Type II and a 48-BALL  $7 \times 7$  mm Plastic FBGA .

### **DESCRIPTION:**

### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

3834 drw 01


COMMERCIAL TEMPERATURE RANGE

**MAY 1999** 

©1999 Integrated Device Technology, Inc.

DSC-3834/02

### **PIN CONFIGURATIONS**



SOJ/TSOP TOP VIEW

	1	2	3	4	5	6
Α	BLE	OE	Α	Α	Α	NC
В	I/OH	BHE	Α	Α	cs	I/OL
С	I/OH	I/OH	Α	Α	I/OL	I/OL
D	vss	I/OH	NC	Α	I/OL	VDD
Е	VDD	I/OH	NC	NC	I/OL	VSS
F	I/OH	I/OH	Α	Α	I/OL	I/OL
G	I/OH	NC	Α	Α	WE	I/OL
Н	NC	Α	Α	Α	Α	NC

FBGA TOP VIEW 3834 drw 2a

### **PIN DESCRIPTIONS**

<b>A</b> 0 <b>– A</b> 15	Address Inputs	Input
CS	Chip Select	Input
WE	Write Enable	Input
ŌĒ	Output Enable	Input
BHE	High Byte Enable	Input
BLE	Low Byte Enable	Input
I/O <sub>0</sub> - I/O <sub>15</sub>	Data Input/Output	I/O
V <sub>DD</sub>	3.3V Power	Pwr
Vss	Ground	Gnd

3834 tbl 01

# TRUTH TABLE(1)

<u>cs</u>	ŌĒ	WE	BLE	BHE	I/O <sub>0</sub> -I/O <sub>7</sub>	I/O8-I/O15	Function
Н	Х	Х	Х	Х	High-Z	High-Z	Deselected - Standby
L	L	Н	L	Н	DATAout	High-Z	Low Byte Read
L	L	Н	Н	L	High-Z	DATAOUT	High Byte Read
L	L	Н	L	L	DATAOUT	DATAout	Word Read
L	Х	L	L	L	DATAIN	DATAIN	Word Write
L	Х	L	L	Ι	DATAIN	High-Z	Low Byte Write
L	Х	L	Н	L	High-Z	DATAIN	High Byte Write
Ĺ	Н	Ι	Х	Χ	High-Z	High-Z	Outputs Disabled
L	Х	Х	Н	Η	High-Z	High-Z	Outputs Disabled

NOTE:

 $1.H = V_{IH}, \; L = V_{IL}, \; X = Don't \; \; care.$ 

3834 tbl 02

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
V <sub>DD</sub>	Supply Voltage Relative to Vss	-0.5 to +4.6	>
VIN, VOUT	Terminal Voltage Relative to Vss	-0.5 to VDD+0.5	>
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.25	8
Іоит	DC Output Current	50	mA

#### NOTES:

3834 tbl 03

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Grade Temperature		VDD	
Commercial	0°C to +70°C	٥٧	See Below	

3834 tbl 04

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
<b>V</b> DD <sup>(1)</sup>	Supply Voltage	3.15	3.3	3.6	٧
<b>V</b> DD <sup>(2)</sup>	Supply Voltage	3.0	3.3	3.6	٧
Vss	Ground	0	0	0	٧
VIH	Input High Voltage	2.0		VDD+0.3 <sup>(3)</sup>	٧
VIL	Input Low Voltage	-0.3 <sup>(4)</sup>		0.8	٧

#### NOTE:

3834 tbl 05

- 1. For 71V016SA10 only.
- 2. For all speed grades except 71V016SA10.
- 3. VIH (max.) = VDD+2V for pulse width less than 5ns, once per cycle.
- 4.  $V \Vdash (min.) = -2V$  for pulse width less than 5ns, once per cycle.

### **CAPACITANCE**

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	рF
CI/O	I/O Capacitance	Vout = 3dV	7	рF

#### NOTE:

3834 tbl 06

 This parameter is guaranteed by device characterization, but not production tested.

### DC ELECTRICAL CHARACTERISTICS

VDD = Min. to Max., Commercial Temperature Range

			IDT71V016SA		
Symbol	Parameter	arameter Test Condition		Max.	Unit
ILI	Input Leakage Current	VDD = Max., VIN = Vss to VDD	_	5	μΑ
ILO	Output Leakage Current	$V_{DD} = Max., \overline{CS} = V_{IH}, V_{OUT} = V_{SS} \text{ to } V_{DD}$	_	5	μΑ
Vol	Output Low Voltage	IOL = 8mA, VDD = Min.	_	0.4	V
Vон	Output High Voltage	IOH = -4mA, VDD = Min.	2.4	_	V

3834 tbl 07

### DC ELECTRICAL CHARACTERISTICS(1, 2)

(VDD = Min. to Max., VLC = 0.2V, VHC = VDD - 0.2V)

Symbol	Parameter	71V016SA10	71V016SA12	71V016SA15	71V016SA20	Unit
lcc	Dynamic Operating Current $\overline{CS} \le VLC$ , Outputs Open, $VDD = Max.$ , $f = fMAX^{(3)}$	170	160	150	140	mA
Isb	Dynamic Standby Power Supply Current $\overline{CS} \ge VHC$ , Outputs Open, $VDD = Max$ ., $f = fMax^{(3)}$	45	40	40	40	mA
ISB1	Full Standby Power Supply Current (static)  CS ≥ VHC, Outputs Open, VDD = Max., f = 0 <sup>(3)</sup>	10	10	10	10	mA

#### NOTES:

3834 tbl 08


- 1. All values are maximum guaranteed values.
- 2. All inputs switch between 0.2V (Low) and VDD 0.2V (High).
- 3. fmax = 1/trc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3

3834 tbl 09

### **AC TEST LOADS**






Figure 1. AC Test Load

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz) \*Including jig and scope capacitance.





Figure 3. Output Capacitive Derating

### AC ELECTRICAL CHARACTERISTICS (VDD = Min. to Max., Commercial Temperature Range)

		71V016SA10		71V016SA12		71V016SA15		71V016SA20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Read Cy	cle	-		•	-		•	-	-	
trc	Read Cycle Time	10	_	12	_	15	_	20	_	ns
taa	Address Access Time	_	10	_	12	_	15	_	20	ns
tacs	Chip Select Access Time		10	_	12	_	15	_	20	ns
tcLZ <sup>(1)</sup>	Chip Select Low to Output in Low-Z	4	_	4	_	4	_	4	_	ns
tcHZ <sup>(1)</sup>	Chip Select High to Output in High-Z	_	5	_	6	_	7	_	8	ns
toe	Output Enable Low to Output Valid	_	5	_	6	_	7	_	8	ns
toLZ <sup>(1)</sup>	Output Enable Low to Output in Low-Z	0	_	0	_	0	_	0	_	ns
tonz <sup>(1)</sup>	Output Enable High to Output in High-Z	_	5	_	6	_	7	_	8	ns
tон	Output Hold from Address Change	4	_	4	_	4	_	4	_	ns
tBE	Byte Enable Low to Output Valid	_	5		6	_	7	_	8	ns
tBLZ <sup>(1)</sup>	Byte Enable Low to Output in Low-Z	0	_	0	_	0		0	_	ns
tвнz <sup>(1)</sup>	Byte Enable High to Output in High-Z	_	5	T —	6	_	7	_	8	ns
Write C										
twc	Write Cycle Time	10	_	12	_	15	-	20	_	ns
taw	Address Valid to End of Write	7	_	8	_	10	_	12	_	ns
tcw	Chip Select Low to End of Write	7		8	_	10		12		ns
tBW	Byte Enable Low to End of Write	7	_	8	_	10	<u> </u>	12	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	0	_	ns
twr	Address Hold from End of Write	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width	7	_	8	_	10	_	12	_	ns
tow	Data Valid to End of Write	5	_	6	_	7	_	9	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	ns
tow <sup>(1)</sup>	Write Enable High to Output in Low-Z	3		3	_	3	_	3		ns
twnz <sup>(1)</sup>	Write Enable Low to Output in High-Z	_	5	_	6	_	7	_	8	ns

NOTE

## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1,2,3)</sup>




NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected,  $\overline{\text{CS}}$  is LOW.
- 3. OE, BHE, and BLE are LOW.

3834 tbl 10

<sup>1.</sup> This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

# TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1)</sup>




#### NOTES:

3834 drw 07

- 1. WE is HIGH for Read Cycle.
- 2. Address must be valid prior to or coincident with the later of CS, BHE, or BLE transition LOW; otherwise tAA is the limiting parameter.
- 3. Transition is measured ±200mV from steady state.


# TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1,2,4)}$




#### NOTES

- A write occurs during the overlap of a LOW CS, LOW BHE or BLE, and a LOW WE.
- 2.  $\overline{OE}$  is continuously HIGH. If during a  $\overline{WE}$  controlled write cycle  $\overline{OE}$  is LOW, twp must be greater than or equal to twHZ + tDW to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

### TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1,4)




# TIMING WAVEFORM OF WRITE CYCLE NO. 3 (BHE, BLE CONTROLLED TIMING)(1,4)



#### NOTES:

- 1. A write occurs during the overlap of a LOW  $\overline{\text{CS}}$ , LOW  $\overline{\text{BHE}}$  or  $\overline{\text{BLE}}$ , and a LOW  $\overline{\text{WE}}$ .
- 2.  $\overline{\text{OE}}$  is continuously HIGH. If during a  $\overline{\text{WE}}$  controlled write cycle  $\overline{\text{OE}}$  is LOW, twp must be greater than or equal to twHZ + tDW to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If  $\overline{\text{OE}}$  is HIGH during a  $\overline{\text{WE}}$  controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the ČS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

### **ORDERING INFORMATION**



3834 drw 11