



Integrated Device Technology, Inc.

3.3V CMOS STATIC RAM 1 MEG (64K x 16-BIT)

IDT71V016SA

FEATURES:

- 64K x 16 advanced high-speed CMOS Static RAM
- Equal access and cycle times
— 10/12/15/20ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- Upper and Lower Byte Enable Pins
- Single 3.3V power supply
- Available in 44-pin Plastic SOJ and 44-pin TSOP package and 48-BALL Plastic FBGA


The IDT71V016 is a 1,048,576-bit high-speed Static RAM organized as 64K x 16. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71V016 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71V016 are TTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71V016 is packaged in a JEDEC standard 44-pin Plastic SOJ, a 44-pin TSOP Type II and a 48-BALL 7 x 7 mm Plastic FBGA.

DESCRIPTION:

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

3834 drw 01

COMMERCIAL TEMPERATURE RANGE


MAY 1999

©1999 Integrated Device Technology, Inc.

DSC-3834/02

1

PIN CONFIGURATIONS



SOJ/TSOP
TOP VIEW

	1	2	3	4	5	6
A	$\overline{\text{BLE}}$	$\overline{\text{OE}}$	A	A	A	NC
B	I/OH	$\overline{\text{BHE}}$	A	A	$\overline{\text{CS}}$	I/OL
C	I/OH	I/OH	A	A	I/OL	I/OL
D	VSS	I/OH	NC	A	I/OL	VDD
E	VDD	I/OH	NC	NC	I/OL	VSS
F	I/OH	I/OH	A	A	I/OL	I/OL
G	I/OH	NC	A	A	$\overline{\text{WE}}$	I/OL
H	NC	A	A	A	A	NC

FBGA
TOP VIEW

3834 drw 2a

PIN DESCRIPTIONS

A ₀ – A ₁₅	Address Inputs	Input
$\overline{\text{CS}}$	Chip Select	Input
$\overline{\text{WE}}$	Write Enable	Input
$\overline{\text{OE}}$	Output Enable	Input
$\overline{\text{BHE}}$	High Byte Enable	Input
$\overline{\text{BLE}}$	Low Byte Enable	Input
I/O ₀ - I/O ₁₅	Data Input/Output	I/O
VDD	3.3V Power	Pwr
VSS	Ground	Gnd

3834 tbl 01

TRUTH TABLE⁽¹⁾

$\overline{\text{CS}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	$\overline{\text{BLE}}$	$\overline{\text{BHE}}$	I/O ₀ -I/O ₇	I/O ₈ -I/O ₁₅	Function
H	X	X	X	X	High-Z	High-Z	Deselected - Standby
L	L	H	L	H	DATAOUT	High-Z	Low Byte Read
L	L	H	H	L	High-Z	DATAOUT	High Byte Read
L	L	H	L	L	DATAOUT	DATAOUT	Word Read
L	X	L	L	L	DATAIN	DATAIN	Word Write
L	X	L	L	H	DATAIN	High-Z	Low Byte Write
L	X	L	H	L	High-Z	DATAIN	High Byte Write
L	H	H	X	X	High-Z	High-Z	Outputs Disabled
L	X	X	H	H	High-Z	High-Z	Outputs Disabled

NOTE:

1. H = V_{IH}, L = V_{IL}, X = Don't care.

3834 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
V _{DD}	Supply Voltage Relative to V _{SS}	−0.5 to +4.6	V
V _{IN} , V _{OUT}	Terminal Voltage Relative to V _{SS}	−0.5 to V _{DD} +0.5	V
T _{BIAS}	Temperature Under Bias	−55 to +125	°C
T _{STG}	Storage Temperature	−55 to +125	°C
P _T	Power Dissipation	1.25	W
I _{OUT}	DC Output Current	50	mA

NOTES:

3834 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	V _{SS}	V _{DD}
Commercial	0°C to +70°C	0V	See Below

3834 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD} ⁽¹⁾	Supply Voltage	3.15	3.3	3.6	V
V _{DD} ⁽²⁾	Supply Voltage	3.0	3.3	3.6	V
V _{SS}	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	V _{DD} +0.3 ⁽³⁾	V
V _{IL}	Input Low Voltage	−0.3 ⁽⁴⁾	—	0.8	V

NOTE:

3834 tbl 05

- For 71V016SA10 only.
- For all speed grades except 71V016SA10.
- V_{IH} (max.) = V_{DD}+2V for pulse width less than 5ns, once per cycle.
- V_{IL} (min.) = −2V for pulse width less than 5ns, once per cycle.

CAPACITANCE(T_A = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	6	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 3dV	7	pF

NOTE:

3834 tbl 06

- This parameter is guaranteed by device characterization, but not production tested.

DC ELECTRICAL CHARACTERISTICSV_{DD} = Min. to Max., Commercial Temperature Range

Symbol	Parameter	Test Condition	IDT71V016SA		Unit
			Min.	Max.	
I _{LI}	Input Leakage Current	V _{DD} = Max., V _{IN} = V _{SS} to V _{DD}	—	5	μA
I _{LO}	Output Leakage Current	V _{DD} = Max., \overline{CS} = V _{IH} , V _{OUT} = V _{SS} to V _{DD}	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 8mA, V _{DD} = Min.	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = −4mA, V _{DD} = Min.	2.4	—	V

3834 tbl 07

DC ELECTRICAL CHARACTERISTICS^(1, 2)(V_{DD} = Min. to Max., V_{LC} = 0.2V, V_{HC} = V_{DD} − 0.2V)

Symbol	Parameter	71V016SA10	71V016SA12	71V016SA15	71V016SA20	Unit
I _{CC}	Dynamic Operating Current $\overline{CS} \leq V_{LC}$, Outputs Open, V _{DD} = Max., f = f _{MAX} ⁽³⁾	170	160	150	140	mA
I _{SB}	Dynamic Standby Power Supply Current $\overline{CS} \geq V_{HC}$, Outputs Open, V _{DD} = Max., f = f _{MAX} ⁽³⁾	45	40	40	40	mA
I _{SB1}	Full Standby Power Supply Current (static) $\overline{CS} \geq V_{HC}$, Outputs Open, V _{DD} = Max., f = 0 ⁽³⁾	10	10	10	10	mA

NOTES:

3834 tbl 07

- All values are maximum guaranteed values.
- All inputs switch between 0.2V (Low) and V_{DD} − 0.2V (High).
- f_{MAX} = 1/t_{RC} (all address inputs are cycling at f_{MAX}); f = 0 means no address input lines are changing.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3

3834 tbl 09

AC TEST LOADS




Figure 1. AC Test Load




Figure 2. AC Test Load
(for tCLZ, tOLZ, tCHZ, tOHZ, tOW, and tWHZ)
*Including jig and scope capacitance.




Figure 3. Output Capacitive Derating

AC ELECTRICAL CHARACTERISTICS (V_{DD} = Min. to Max., Commercial Temperature Range)


Symbol	Parameter	71V016SA10		71V016SA12		71V016SA15		71V016SA20		Units	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Read Cycle											
tRC	Read Cycle Time	10	—	12	—	15	—	20	—	ns	
tAA	Address Access Time	—	10	—	12	—	15	—	20	ns	
tACS	Chip Select Access Time	—	10	—	12	—	15	—	20	ns	
tCLZ ⁽¹⁾	Chip Select Low to Output in Low-Z	4	—	4	—	4	—	4	—	ns	
tCHZ ⁽¹⁾	Chip Select High to Output in High-Z	—	5	—	6	—	7	—	8	ns	
tOE	Output Enable Low to Output Valid	—	5	—	6	—	7	—	8	ns	
tOLZ ⁽¹⁾	Output Enable Low to Output in Low-Z	0	—	0	—	0	—	0	—	ns	
tOHZ ⁽¹⁾	Output Enable High to Output in High-Z	—	5	—	6	—	7	—	8	ns	
tOH	Output Hold from Address Change	4	—	4	—	4	—	4	—	ns	
tBE	Byte Enable Low to Output Valid	—	5	—	6	—	7	—	8	ns	
tBLZ ⁽¹⁾	Byte Enable Low to Output in Low-Z	0	—	0	—	0	—	0	—	ns	
tBHZ ⁽¹⁾	Byte Enable High to Output in High-Z	—	5	—	6	—	7	—	8	ns	
Write C											
tWC	Write Cycle Time	10	—	12	—	15	—	20	—	ns	
tAW	Address Valid to End of Write	7	—	8	—	10	—	12	—	ns	
tCW	Chip Select Low to End of Write	7	—	8	—	10	—	12	—	ns	
tBW	Byte Enable Low to End of Write	7	—	8	—	10	—	12	—	ns	
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns	
tWR	Address Hold from End of Write	0	—	0	—	0	—	0	—	ns	
tWP	Write Pulse Width	7	—	8	—	10	—	12	—	ns	
tDW	Data Valid to End of Write	5	—	6	—	7	—	9	—	ns	
tDH	Data Hold Time	0	—	0	—	0	—	0	—	ns	
tOW ⁽¹⁾	Write Enable High to Output in Low-Z	3	—	3	—	3	—	3	—	ns	
tWHZ ⁽¹⁾	Write Enable Low to Output in High-Z	—	5	—	6	—	7	—	8	ns	

NOTE:

3834 tbl 10

1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

TIMING WAVEFORM OF READ CYCLE NO. 1^(1,2,3)




3834 drw 06

NOTES:

1. \overline{WE} is HIGH for Read Cycle.
2. Device is continuously selected, \overline{CS} is LOW.
3. \overline{OE} , \overline{BHE} , and \overline{BLE} are LOW.

TIMING WAVEFORM OF READ CYCLE NO. 2⁽¹⁾




NOTES:

1. \overline{WE} is HIGH for Read Cycle.
2. Address must be valid prior to or coincident with the later of \overline{CS} , \overline{BHE} , or \overline{BLE} transition LOW; otherwise tAA is the limiting parameter.
3. Transition is measured $\pm 200\text{mV}$ from steady state.

3834 drw 07

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)^(1,2,4)




NOTES:


1. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
2. \overline{OE} is continuously HIGH. If during a \overline{WE} controlled write cycle \overline{OE} is LOW, tWP must be greater than or equal to tWHZ + tDW to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified tWP.
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the \overline{CS} LOW or \overline{BHE} and \overline{BLE} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
5. Transition is measured $\pm 200\text{mV}$ from steady state.

3834 drw 08

TIMING WAVEFORM OF WRITE CYCLE NO. 2 ($\overline{\text{CS}}$ CONTROLLED TIMING)^(1,4)




TIMING WAVEFORM OF WRITE CYCLE NO. 3 ($\overline{\text{BHE}}$, $\overline{\text{BLE}}$ CONTROLLED TIMING)^(1,4)



NOTES:

1. A write occurs during the overlap of a LOW $\overline{\text{CS}}$, LOW $\overline{\text{BHE}}$ or $\overline{\text{BLE}}$, and a LOW $\overline{\text{WE}}$.
2. $\overline{\text{OE}}$ is continuously HIGH. If during a $\overline{\text{WE}}$ controlled write cycle $\overline{\text{OE}}$ is LOW, t_{WP} must be greater than or equal to $t_{WHZ} + t_{DW}$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If $\overline{\text{OE}}$ is HIGH during a $\overline{\text{WE}}$ controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified t_{WP} .
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the $\overline{\text{CS}}$ LOW or $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ LOW transition occurs simultaneously with or after the $\overline{\text{WE}}$ LOW transition, the outputs remain in a high-impedance state.
5. Transition is measured $\pm 200\text{mV}$ from steady state.

ORDERING INFORMATION



3834 drw 11