



256 x 16, 512 x 16, 1024 x 16 PARALLEL-TO-SERIAL CMOS FIFO

PRELIMINARY **IDT 72105 IDT 72115 IDT 72125**

FEATURES:

- · 25ns parallel port access time
- 50MHz serial output port shift rate
- Easily expandable in depth and width
- Asynchronous and simultaneous read write
- Dual-ported zero fall-through time architecture
- Five flags to signal FIFO status: Empty, Full, Half-full, Almost-empty and Almost-full
- Least Significant or Most Significant bit first read selectable
- · Low power consumption
- Available in 28-pin 300mil Plastic and Sidebraze THINDIP and surface mount 28-pin SOIC
- Produced with advanced submicron CEMOS high-performance technology

DESCRIPTION:

T-46-35

The IDT72105, IDT72115 and IDT72125 are high-speed, low power parallel-to-serial FIFOs. These FIFOs fit well in output peripherals as a data buffer. Some typical applications are in laser printers, FAX machines, local area networks (LANs), video storage, and disk or tape controllers.

The IDT72105/15/25 have a 16-bit parallel input port and a serial output port. Wider and Deeper parallel-to-serial data buffers can be built using multiple chips. IDT's unique serial expansion togic (RSIX, RSOX, FL/DIR) makes both depth and width expansion possible using a minimum number of pins.


Serial output is driven by one data pin (SO) and one clock pin (SOCP). The Least Significant or Most Significant bit can be read first by programming the DIR pin after Reset.

Five flags, empty, full, half-full, almost-empty and almost-full are provided to monitor the FIFOs. The full and empty flags prevent any FIFO data overflow or underflow conditions. The half-full flag is available in both single and expansion configurations. The almost-empty and almost-full are only available in the single device configuration.



The IDT72105/15/25 are fabricated using IDT's high-speed submicron CEMOS [™] technology.

FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

JANUARY 1989

© 1989 Integrated Device Technology, Inc.

S6-83


w. Pr

COMMERCIAL TEMPERATURE RANGE

IDT72105/72115/72125 CMOS PARALLEL-TO-SERIAL FIFO 256 x 16-BIT, 512 x 16-BIT, 1024 x 16-BIT

PIN CONFIGURATIONS

T-46-35



PIN DESCRIPTIONS

| SYMBOL | NAME | 1/0 | DESCRIPTION |
|----------------------------------|--|-----|--|
| D ₀ - D ₁₅ | Inputs | I | Data inputs for 16-bit wide data. |
| RS | Reset | - | When RS is set low, internal READ and WRITE pointers are set to the first location of the RAM array, FF and HF go HIGH. EF and AEF go LOW. A reset is required before an initial WRITE after power-up. W must be high during the RS cycle. Also the First Load pin (FL7) is programmed only during Reset. |
| W | Write | ı | A write cycle is initiated on the falling edge of WRITE if the Full Flag (FF) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation. |
| SOCP | Serial Output Clock | _ | A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag (EF) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together. |
| FL/DIR | First Load/ Direction | 1 | This is a dual purpose input used in the width and depth expansion configurations. The First Load (FL) function is programmed only during Reset (RS) and a LOW on FL indicates the first device to be loaded with a byte of data. All other devices should be programmed HIGH. The Direction (DIR) function is programmed during operation after Reset and tells the device whether to read out the Least Significant or Most Significant bit first. |
| RSIX | Read Serial In Expansion | 1 | In the single device configuration, RSIX is set HIGH. In depth expansion or daisy chain expansion, RSIX is connected to RSOX (expansion out) of the previous device. |
| SO | Serial Output | 0 | Serial data is output on the Serial Output (SO) pln. Data is clocked out LSB or MSB depending on the Direction pin programming. During Expansion the SO pins are tied together. |
| FF | Full Flag | 0 | When FF goes low, the device is full and further WRITE operations are inhibited. When FF is high, the device is not full. |
| EF | Empty Flag | 0 | When EF goes low, the device is empty and further READ operations are inhibited. When EF is high, the device is not empty. |
| HF | Half Full Flag | 0 | When HF is LOW, the device is more than half full. When HF is HIGH, the device is empty to half full. |
| RSOX/AEF | Read Serial Out Expansion, Almost Empty, Almost Full Flag | 0 | This is a dual purpose output. In the single device configuration (RSIX HIGH), this is an AEF output pin. When AEF is LOW, the device is empty to 1/8 full – 1 or 7/8 full + 1 to full. When AEF is HIGH, the device is 1/8 full up to 7/8 full. In the Expansion configuration (RSOX connected to RSIX of the next device) a pulse is sent from RSOX to RSIX to coordinate the width, depth or dalsy chain expansion. |
| V _{CC} | Power Supply | | Single power supply of 5V. |
| GND | Ground | | Single ground of 0V. |

IDT72105/72115/72125 CMOS PARALLEL-TO-SERIAL FIFO 256 x 16-BIT, 512 x 16-BIT, 1024 x 16-BIT

COMMERCIAL TEMPERATURE RANGE

STATUS FLAGS

T-46-35

| | NUMBER OF WORDS IN FIFO | • | FF | AEF | HF | EF |
|----------|----------------------------|----------|----|-----|----|----|
| IDT72105 | IDT72115 | IDT72125 | | | | |
| 0 | 0 | 0 | Н | . L | H | L |
| 1-31 | 1-63 | 1-127 | Н | L | Н | Н |
| 32-128 | 64-256 | 128-512 | Н | н | Н | Н |
| 129-224 | 257-448 | 513-896 | Н | н | L | Н |
| 225-255 | 449-511 | 897-1023 | Н | L | L | Н |
| 256 | 512 | 1024 | L | L | L | Н |

ABSOLUTE MAXIMUM RATINGS (1)

| SYMBOL | RATING | COMMERCIAL | UNIT |
|-------------------|---|--------------|------|
| V _{TERM} | Terminal Voltage with Respect to GND | -0.5 to +7.0 | ٧ |
| TA | Operating Temperature | 0 to +70 | °C |
| T _{BIAS} | Temperature Under Bias | -55 to +125 | °C |
| T _{STG} | Storage Temperature | -55 to +125 | °C |
| lout | DC Output Current | 50 | mA |

NOTE:

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
|---------------------|------------------------------|------|------|------|------|
| Vcc | Commercial Supply Voltage | 4.5 | 5.0 | 5,5 | ٧ |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| V _{iH} | Input High Voltage | 2.0 | _ | | ٧ |
| V _{IL} (1) | Input Low Voltage | - | _ | 0.8 | ٧ |



NOTE:

DC ELECTRICAL CHARACTERISTICS (Commercial: V_C= 5V ±10%, T_A = 0°C to +70°C)

| SYMBOL | PARAMETER | MIN. | IDT72105 IDT72115 IDT72125 COMMERCIAL TYP. | MAX. | UNIT |
|--|--|------|--|------|------|
| I _{NL} (1) | Input Leakage Current (Any Input) | -1 | - | 1 | μА |
| l _{OL} (2) | Output Leakage Current . | -10 | . - | 10 | μА |
| V _{OH} | Output Logic "1" Voltage Iout = -2mA (5) | 2.4 | - | - | V |
| V _{OL} | Output Logic "0" Voltage I _{OUT} = 8mA (6) | | _ | 0.4 | ٧ |
| lcc1 (3) | Power Supply Current | | 90 | 140 | mA |
| l _{CC2} (3) | Average Standby Current $(\overline{R} = \overline{W} = \overline{RS} = \overline{FL}/DIR = V_{IH})$ | _ | 8 | 12 | mA |
| I _{CC3} (L) ^(3, 4) | Power Down Current | | _ | 8 | mA |

NOTES:

- 1. Measurements with $0.4 \le V_{IN} \le V_{OUT}$.
- 4. $\overrightarrow{RS} = \overrightarrow{FL}/DIR = \overrightarrow{W} = \overrightarrow{R} = V_{CC} 0.2V$; all other inputs $\geq V_{CC} 0.2V$ or $\leq 0.2V$
- 2. $\overrightarrow{RS} \leq V_{IL}$, $0.4 \leq V_{OUT} \leq V_{CC}$
- 3. Icc measurements are made with outputs open. 6. For SO, lour = 16mA
- 5. For SO, $I_{OUT} = -4mA$

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

^{1. 1.5}V undershoots are allowed for 10ns once per cycle.

4825771 0003738 8 🟬

IDT72105/72115/72125 CMOS PARALLEL-TÓ-SERIAL FIFO 256 x 16-BIT, 512 x 16-BIT, 1024 x 16-BIT

COMMERCIAL TEMPERATURE RANGE

AC ELECTRICAL CHARACTERISTICS

T-46-35

| Commerc | vial: $V_{CC} = 5V \pm 10\%$, $T_A = 0$ °C to $+70$ °C |) · | | | | | | | 10 | | |
|--------------------|---|--------|-----|---------------------------------|--|---------------------------------|------------------------------|---------------------------------|------------------------------|---------------------------------|------|
| SYMBOL | PARAMETÈR | FIGURE | 721 | 05x25 15x25 25x25 MAX. | 7210 7211 7212 MIN. | 05x50 15x50 25x50 MAX. | 7210 7211 7212 MIN. | 05x80 15x80 25x80 MAX. | 7210 7211 7212 MIN. | 5x120 5x120 5x120 MAX. | UNIT |
| ts | Parallel Shift Frequency | _ | | 22.2 | _ | 15 | 7- | 10 | | 7 | MHz |
| tsocp | Serial Shift Frequency | - | | 50 | - | 40 | _ | . 28 | - | 25 | MHz |
| | | | | | | | | | | | |
| twc | Write Cycle Time | 1 | 35 | | 65 | - | 100 | | 140 | | ns |
| twpw | Write Pulse Width | 1 | 25 | _ | 50 | | 80 | | 120 | | ns |
| twR | Write Recovery Time | 1 | 10 | | 15 | | 20 | | 20 | | ns. |
| tos | Data Set-up Time | 1 | 10 | | 15 | | 15 | | 20 | | ns |
| t _{DH} | Data Hold Time | 1 | 0 | | 5 | | 5 | | 10 | - | ns |
| t _{socp} | Serial Clock Cycle Time | 2 | 20 | | 25 | · · · | 35 | | 40 | | ns |
| t _{socw} | Serial Clock Width High/Low | 2 | 8 | | 10 | | 15 | | 18 | | ns |
| | SOCP Rising Edge to SO Valid | 2 | | 10 | | 12 | | 17 | | 20 | ns |
| t _{SOPD} | Data | . 2 . | - | 10 | | | - | | | | 118 |
| t _{sonz} | SOCP Rising Edge to SO at High Z ⁽¹⁾ | 2 | 3 | 10 | - 3 | 12 | . 3 | 17 | 3 | 20 | ns |
| t _{solz} | SOCP Rising Edge to SO at Low Z(1) | 2 | 3 | 10 | 3 | 12 | 3 | 17 | 3 | 20 | ns |
| ŧ | Write High to EF High | 4,5 | | 20 | _ | 25 | Γ | 35 | Ι | 40 | ns |
| t _{WEF} | Write Law to FF Low | 3,6 | | 30 | | 40 | - | 50 | | 60 | ns |
| t _{WFF} | Write Low to Transitioning HF, AEF | 7 | | 30 | | 40 | | 50 | - | 60 | ns |
| twe | Write Pulse Width After FF High | 6 | 25 | | 50 | - | 80 | | 120 | | ns |
| tSOCEF | SOCP Rising Edge to EF Low | 4,5 | | 20 | - | 25 | | 35 | _ | 40 | ns |
| tsocff | SOCP Rising Edge to FF High | 3,6 | _ | 30 | - | 40 | | 50 | _ | 60 | ns |
| tsocr | SOCP Rising Edge to Transitioning | 7 | _ | 30 | _ | 40 | _ | 50 | - | 60 | пз |
| t _{REFSO} | SOCP Delay After EF High | 5 | 35 | | 65 | | 100 | | 140 | | ns |
| | | | | | · · · · | | | | | <u> </u> | |
| t _{RSC} | Reset Cycle Time | 8 | 35 | | 65 | ·- | 100 | | 140 | | ns |
| trs | Reset Pulse Width | 8 | 25 | | 50 | | 80 | - | 120 | | ns |
| t _{RSS} | Reset Set-up Time | 8 | 25 | | 50 | | 80 | | 120 | | ns |
| t _{RSR} | Reset Recovery Time | 8 | 10 | | 15 | | 20 | | 20 | | ns |
| t _{FLS} | FL Set-up Time to RS Rising Edge | 9. | 5 | | 7 | _ | 10 | | 10 | _ | ns |
| t _{FUH} | FL Hold Time to RS Rising Edge | 9 | 0 | _ | 0 | - | 5 | _ | 5 | _ | ns |
| toiRS | DIR Set-up Time to SOCP Rising Edge | 9 | 5 | | 7 | _ | 10 | - | 10 | | ns |
| torn | DIR Hold Time from SOCP Rising Edge | 9 | 0 | | 0 | - | 5 | _ | 5 | - | ns |
| t _{SÖXD1} | SOCP Rising Edge to RSOX Rising Edge | 9 | 3 | 11 | 3 | 15 | 3 | 20 | 3 | 20 | ns |
| t _{SOXD2} | SOCP Rising Edge to RSOX Falling Edge | 9 | 3 | 11 | 3 | 15 | 3 | 20 | 3 | 20 | ns |
| t _{sixs} | RSIX Set-up Time to SOCP Rising Edge | 9 | 5 | | 7 | _ | 10 | | 10 | _ | ns |
| tsixH | RSIX Hold Time from SOCP Rising Edge | 9 | : 0 | - | 0 | | 5 | _ | 5 | | ns |
| | ····· | | | | | | | | | | |

^{1.} Guaranteed by design minimum times, not tested.

AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
|-------------------------------|--------------|
| Input Rise/Fall Times | 5ns |
| Input Timing Reference Levels | 1.5V |
| Output Reference Levels | 1.5V |
| Output Load | See Figure 1 |

IDT72105/72115/72125 CMOS PARALLEL-TO-SERIAL FIFO 256 x 16-BIT, 512 x 16-BIT, 1024 x 16-BIT

CAPACITANCE (TA = +25°C, f = 1.0MHz)

| PARAMETER(1) | CONDITIONS | MAX. | UNIT |
|--------------------|-----------------------|---------------------------------------|--|
| Input Capacitance | V _{IN} = 0V | 10 | рF |
| Output Capacitance | V _{OUT} = 0V | 12 | pF |
| • | nput Capacitance | nput Capacitance V _{IN} = 0V | nput Capacitance V _{IN} = 0V 10 |

NOTE

FUNCTIONAL DESCRIPTION

Parallel Data Input

The device must be reset before beginning operation so that all flags are set to location zero. In width or depth expansion the First Load on (ELA) must be programmed to indicate the first device.

Load pin (FL) must be programmed to indicate the first device. The data is written into the FIFO in parallel through the D_{0-15} input data lines. A write cycle is initiated on the falling edge of the Write (\overline{W}) signal provided the Full Flag (\overline{FF}) is not asserted. If the \overline{W}

T-46-35




Figure A. Output Load.

- 1. Includes jig and scope capacitances.
- 2. For SO, $Rx = 100\Omega$. For all other outputs, $Rx = 200\Omega$.

signal changes from HIGH-to-LOW and the Full Flag (FF) is already set, the write line is inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. The data is written to the RAM at the write pointer. On the rising edge of \overline{W} , the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.






Figure 1. Write Operation

Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag (EF) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP.

The serial word is shifted out Least Significant Bit or Most Significant Bit first depending on the \overline{FL}/DIR level during operation. A LOW on DIR will cause the Least Significant Bit to be read out first. A HIGH on DIR will cause the Most Significant Bit to be read out first.

^{1.} This parameter is sampled and not 100% tested.

IDT72105/72115/72125 CMOS PARALLEL-TO-SERIAL FIFO 256 x 16-BIT, 512 x 16-BIT, 1024 x 16-BIT

COMMERCIAL TEMPERATURE RANGE

T-46-35




Figure 2. Read Operation




Figure 3. Full Flag from Last Write to First Read




Figure 4. Empty Flag from Last Read to First Write

NOTE:

1. SOCP should not be clocked until EF goes high.






Figure 5. Empty Boundry Condition Timing

NOTE:

1. SOCP should not be clocked until EF goes high.




Figure 6. Full Boundary Condition Timing




Figure 7. Haif Full, Almost Full and Almost Empty Timings




Figure 8. Reset

1. EF, FF, HF and AEF may change status during Reset, but flags will be valid at t_{RSC}.






Figure 9. Serial Read Expansion

IDT72105/72115/72125 CMOS PARALLEL-TO-SERIAL FIFO 256 x 16-BIT, 512 x 16-BIT, 1024 x 16-BIT

OPERATING CONFIGURATIONS

Single Device Mode

The device must be reset before beginning operation so that all flags are set to location zero. In the standalone case, the RSIX line

Is tied HIGH and indicates single device operation to the device. The RSOX/AEF pin defaults to AEF, and outputs the Almost Empty and Almost Full Flag.

T-46-35




Figure 10. Single Device Configuration

: 4

TABLE 1: RESET AND FIRST LOAD TRUE TABLE—SINGLE DEVICE CONFIGURATION

| | | INPUTS | | INTERNA | OUTPUTS | | | |
|------------|----|--------|------|--------------------------|---------------|---------|----|----|
| MODE | RS | FL | DIR | READ POINTER | WRITE POINTER | AEF, EF | FF | HF |
| Reset | 0 | Х | х | Location Zero | Location Zero | 0 | 1 | 1. |
| Read/Write | 1 | Х | 0, 1 | Increment ⁽¹⁾ | Increment(1) | Х | X | Х |

NOTE:

1. Pointer will increment if appropriate flag is HIGH.

Width Expansion Mode

In the cascaded case, word widths of more than 16 bits can be achieved by using more than one device. By tying the RSOX and RSIX pins together as shown in Figure 11 and programming which is the Least Significant Device, a cascaded serial word is achieved. The Least Significant Device is programmed by a LOW on the FL/DIR pin during reset. All other devices should be programmed HIGH on the FL/DIR pin at reset.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1-bit bus. NOTE: After reset, the level on the FL/DIR pin decides if the Least Significant or Most Significant Bit is read first out of each device.

The three flag outputs, Empty (EF), Half Fuli (HF) and Full (FF), should be taken from the Most Significant Device (in the example, FIFO #2). The Almost Empty and Almost Full Flag is not available due to using the RSOX pin for expansion.




Figure 11. Width Expansion for 32-bit Parallel Data In

IDT72105/72115/72125 CMOS PARALLEL-TO-SERIAL FIFO 256 x 16-BIT, 512 x 16-BIT, 1024 x 16-BIT

COMMERCIAL TEMPERATURE RANGE

Depth Expansion (Dalsy Chain) Mode

The IDT 72105/15/25 can easily be adapted to applications where the requirements are for greater than 1024 words. Figure 12 demonstrates Depth Expansion using three IDT72105/15/25 and an IDT74FCT138 Address Decoder. Any depth can be attained by adding additional devices. The Address Decoder is necessary to addressing which EIFO to write data late. A bate of data should be determine which FIFO to write data into. A byte of data should be written sequentially into each FIFO so that the RSOX/RSIX handshake can control reading out the data in the correct sequence. The IDT72105/15/25 operate in the Depth Expansion Mode when the following conditions are met:

- 1. The first device must be designated by programming FL LOW at Reset, All other devices to be programmed HIGH.
- The Read Serial Out Expansion (RSOX) of each device must be tied to the Read Serial In Expansion (RSIX of the next device in the manner shown).
- 3. External logic is needed to generate composite Empty, Half Full and Full Flags. This requires the OR-ing of all EF, HF and FF
- 4. The Almost Empty and Almost Full Flag is not available due to using the RSOX pin for expansion.




Figure 12. A 3K x 16 Parallel-to-Serial FIFO using the IDT72125

TABLE 2: RESET AND FIRST LOAD TRUTH TABLE -

| | INPUTS | | | INTERNAL | OUTPUTS | | |
|-------------------------|--------|-----|------|---------------|---------------|----|--------|
| MODE | RS | FC. | DIR | READ POINTER | WRITE POINTER | EF | HF, FF |
| Reset-First Device | 0 | 0 | х | Location Zero | Location Zero | 0 | . 1 |
| Reset all Other Devices | 0 | 1 | Х | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | Х | 0, 1 | X | . X | X | X |

NOTE:

1. RS = Reset Input, FT/DIR = First Load/Direction, EF = Empty Flag Output, HF = Half Full Flag Output, FF = Full Flag Output

IDT72105/72115/72125 CMOS PARALLEL-TO-SERIAL FIFO 256 x 16-BIT, 512 x 16-BIT, 1024 x 16-BIT

Compound Expansion (Dalsy Chain) Mode

The IDT72105/15/25 can be expanded in both depth and width as Figure 13 indicates:

 The RSOX-to-RSIX expansion signals are wrapped around sequentially.

- 2. The write (W) signal is expanded in width.
- 3. Flag signals are only taken from the Most Significant Devices.
- The Least Significant device in the array must be programmed with a LOW on FL/DIR during reset.




Figure 13. A 3K x 32 Parallel-to-Serial FiFO using the IDT72125

ORDERING INFORMATION

