3.3 VOLT CMOS SUPERSYNC FIFO™ 8,192 x 18, 16,384 x 18

IDT72V255 IDT72V265

FEATURES:

- 3.3 Volt operation saves 60 percent power compared to the functionally compatible 5 Volt IDT72255/65 Family
- 8,192 x 18-bit storage capacity (IDT72V255)
- 16,384 x 18-bit storage capacity (IDT72V265)
- 15ns read/write cycle time (10ns access time)
- Retransmit Capability
- Auto power down reduces power consumption
- Master Reset clears entire FIFO. Partial Reset clears data, but retains programmable settings
- Empty, Full and Half-Full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full lags, each flag can default to one of two preselected offsets.
- Program partial flags by either serial or parallel means
 Select IDT Standard timing (using EF and FF flags) or First Word Fall Through timing (using \overline{OR} and \overline{IR} Hags)
- · Easily expandable in depth and width
- Independent Read and Write Clocks (permit simplified) neous reading and writing with one clock signal
- Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-pin Slim Thin Quad Flat Pack (STQFP)
- Output enable puts data outputs into high impedance
- High-performance submicron CMOS technology
- Industrial temperature range (-40°C to +85°C) is available


DESCRIPTION:

The IDT72V255/72V265 are functionally compatible versions of the IDT72255/65 designed to run off a 3.3V supply for exceptionally low power consumption. These devices are monolithic, CMOS, high capacity, high speed, First-In, First-Out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs such as optical disk controllers, local area networks ((ANS), and inter-processor communication.

Both FILOs have an 18-bit input port (Dn) and an 18-bit output port (Qn). The input port is controlled by a free-running clock WCLK) and a data input enable pin (WEN). Data is written into the synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and enable bin (REN). The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchro- $\overline{\mathbb{P}}$ ously for dual clock operation. An Output Enable pin (\overline{OE}) is provided on the read port for three-state control of the outputs.

These devices have two modes of operation: In the IDT Standard mode, the first word written to the FIFO is deposited into the memory array. A read operation is required to access that word. In the First Word Fall Through mode (FWFT), the first word written to an empty FIFO appears automatically on the outputs, no read operation required. The state of the FWFT/SI pin during Master Reset determines the mode in use.

FUNCTIONAL BLOCK DIAGRAM



SuperSync FIFO and SyncFIFO are trademarks and the IDT logo is a registered trademark of Integrated Device Technology, Inc

These FIFOs have five flag functions, $\overline{\text{EF}}/\overline{\text{OR}}$ (Empty Flag or Output Ready), $\overline{\text{FF}}/\overline{\text{IR}}$ (Full Flag or Input Ready), and HF (Half-Full flag). The $\overline{\text{EF}}$ and $\overline{\text{FF}}$ functions are selected in the IDT Standard mode.

The $\overline{\text{IR}}$ and $\overline{\text{OR}}$ functions are selected in the First Word Fall Through mode. $\overline{\text{IR}}$ indicates that the FIFO has free space to receive data. $\overline{\text{OR}}$ indicates that data contained in the FIFO is available for reading.

HF is a flag whose threshold is fixed at the halfway point in memory. This flag can always be used irrespective of mode.

PAE, PAF can be programmed independently to any point in memory. They, also, can be used irrespective of mode. Programmable offsets determine the flag threshold and can be loaded by two methods: parallel or serial. Two default offset settings are also provided, such that PAE can be set at 127 or 1,023 locations from the empty boundary and the PAF threshold can be set at 127 or 1,023 locations from the full boundary. All these choices are made with LD during Master Reset.

In the serial method, \overline{SEN} together with \overline{LD} are used to load the offset registers via the Serial Input (SI). In the parallel method, \overline{WEN} together with \overline{LD} can be used to load the offset registers via Dn. REN together with \overline{LD} can be used to read the offsets in parallel from Qn regardless of whether serial or parallel offset loading is selected.

During Master Reset (\overline{MRS}), the read and write pointers are set to the first location of the FIFO. The FWFT line selects IDT Standard mode or FWFT mode. The \overline{LD} pin selects one of two

partial flag default settings (127 or 1,023) and, also, serial or parallel programming. The flags are updated accordingly.

The Partial Reset (\overline{PRS}) also sets the read and write pointers to the first location of the memory. However, the mode setting, programming method, and partial flag offsets are not altered. The flags are updated accordingly. \overline{PRS} is useful for resetting a device in mid-operation, when reprogramming offset registers may not be convenient.


The Retransmit function allows the read pointer to be reset to the first location in the RAM array. It is synchronized to RCLK when RT is LOW. This feature is convenient for sending the same data more than once.

If, at any time, the FIFO is not actively performing a function, the chip will automatically power down. This occurs if neither a read nor a write occurs within 10 cycles of the faster clock, RCLK or WCLK. During the power down state, supply current consumption (lcc2) is at a minimum. Initiating any operation (by activating control inputs) will immediately take the device out of the power down state.

These devices are depth expandable. The addition of external components is unnecessary. The \overline{IR} and \overline{OR} functions, together with \overline{REN} and \overline{WEN} , are used to extend the total FIFO memory capacity.

The FS line ensures optimal data flow through the FIFO. It is tied to GND if the RCLK frequency is higher than the WCLK frequency or to Vcc if the RCLK frequency is lower than the WCLK frequency.

The IDT72V255/72V265 is fabricated using IDT's high speed submicron CMOS technology.



PIN DESCRIPTION

Symbol	Name	I/O	Description
D0-D17	Data Inputs	ı	Data inputs for a 18-bit bus.
MRS	Master Reset	Ι	MRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Master Reset, the FIFO is configured for either FWFT or IDT Standard mode, one of two programmable flag default settings, and serial or parallel programming of the offset settings.
PRS	Partial Reset	_	PRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Partial Reset, the existing mode (IDT or FWFT), programming method (serial or parallel), and programmable flag settings are all retained.
RT	Retransmit	-	Allows data to be resent starting with the first location of FIFO memory.
FWFT/SI	First Word Fall Through/Serial In	I	During Master Reset, selects First Word Fall Through or IDT Standard mode. After Master Reset, this pin functions as a serial input for loading offset registers
WCLK	Write Clock	I	When enabled by $\overline{\text{WEN}}$, the rising edge of WCLK writes data into the FIFO and offsets into the programmable registers.
WEN	Write Enable	I	WEN enables WCLK for writing data into the FIFO memory and offset registers.
RCLK	Read Clock	_	When enabled by $\overline{\text{REN}}$, the rising edge of RCLK reads data from the FIFO memory and offsets from the programmable registers.
REN	Read Enable	_	REN enables RCLK for reading data from the FIFO memory and offset registers.
ŌĒ	Output Enable	ı	$\overline{\sf OE}$ controls the output impedance of ${\sf Qn}$
SEN	Serial Enable	-	SEN enables serial loading of programmable flag offsets
LD	Load	-	During Master Reset, $\overline{\text{LD}}$ selects one of two partial flag default offsets (127 and 1,023) and determines programming method, serial or parallel. After Master Reset, this pin enables writing to and reading from the offset registers.
FS	Frequency Select	ı	The FS setting optimizes data flow through the FIFO.
FF/IR	Full Flag/ Input Ready	0	In the IDT Standard mode, the FF function is selected. FF indicates whether or not the FIFO memory is full. In the FWFT mode, the IR function is selected. IR indicates whether or not there is space available for writing to the FIFO memory.
EF/OR	Empty Flag/ Output Ready	0	In the IDT Standard mode, the EF function is selected. EF indicates whether or not the FIFO memory is empty. In FWFT mode, the OR function is selected. OR indicates whether or not there is valid data available at the outputs.
PAF	Programmable Almost-Full Flag	0	PAF goes HIGH if the number of free locations in the FIFO memory is more than offset m which is stored in the Full Offset register. PAF goes LOW if the number of free locations in the FIFO memory is less than m.
PAE	Programmable Almost-Empty Flag	0	PAE goes LOW if the number of words in the FIFO memory is less than offset n which is stored in the Empty Offset register. PAE goes HIGH if the number of words in the FIFO memory is greater than offset n.
HF	Half-Full Flag	0	HF indicates whether the FIFO memory is more or less than half-full.
Q0-Q17	Data Outputs	0	Data outputs for a 18-bit bus.
Vcc	Power		+3.3 Volt power supply pins.
GND	Ground		Ground pins.

3478 tbl 01

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with respect to GND	-0.5 to +4.6	٧
Тѕтс	Storage Temperature	-55 to +125	ô
Іоит	DC Output Current	-50 to +50	mA

NOTE: 3478 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Commercial Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	>
ViH	Input High Voltage Commercial	2.0		Vcc+0.5	٧
VIL ⁽¹⁾	Input Low Voltage Commercial			0.8	V
Та	OperatingTemperature Commercial	0		70	°C

NOTE:

3478 tbl 03

1. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = $3.3V \pm 0.3V$, Ta = $0^{\circ}C$ to $+70^{\circ}C$)

			IDT72V255L IDT72V265L Commercial tcLK = 15, 20ns					
Symbol	Parameter	Min.	Тур.	Max.	Unit			
I∟I ⁽¹⁾	Input Leakage Current (any input)	-1	_	1	μΑ			
ILO ⁽²⁾	Output Leakage Current	-10	_	10	μΑ			
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4	_	_	٧			
Vol	Output Logic "0" Voltage, IoL = 8 mA	_	_	0.4	٧			
ICC1 ^(3,4,5)	Active Power Supply Current	_	_	100 ⁽⁸⁾	mA			
ICC2 ^(3,6,7)	Standby Current	_	_	20 ⁽⁸⁾	mA			

NOTES:

3478 tbl 04

- 1. Measurements with $0.4 \le V \text{IN} \le V \text{CC}$.
- 2. $\overline{OE} \ge V_{IH}, 0.4 \le V_{OUT} \le V_{CC}$.
- 3. Tested with outputs open (lou⊤ = 0).
- 4. RCLK and WCLK toggle at 20 MHz and data inputs switch at 10 MHz.
- 5. Typical Icc1 = 30 + 0.8*fs + 0.02*CL*fs with Vcc = 3.3V, Ta = 25°C, fs = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL = capacitive load (in pF).
- 6. No data written or read for more than 10 cycles.
- 7. All Inputs = Vcc = 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.
- 8. For product with date code Y9XXX, the parameters are Icc1 = 55mA and Icc2 = 20mA. For more information, contact your local IDT sales office.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
Cout ^(1,2)	Output Capacitance	VOUT = 0V	10	pF

NOTES:

3478 tbl 05

- 1. With output deselected, $(\overline{OE} \ge VIH)$.
- 2. Characterized values, not currently tested.

AC ELECTRICAL CHARACTERISTICS(1)

(Commercial: Vcc =3.3V \pm 0.3V, TA = 0°C to +70°C)

		72V2	nercial 55L15 65L15	72V2	nercial 55L20 65L20	Unit	
Symbol	Parameter	Min.	Max.	Min.	Max.		
fs	Clock Cycle Frequency	_	66.7	_	50	MHz	
tA	Data Access Time	2	10	2	14	ns	
tclk	Clock Cycle Time	15	_	20	_	ns	
tclkh	Clock High Time	6	_	8	_	ns	
tclkl	Clock Low Time	6(2)	_	8	_	ns	
tos	Data Setup Time	4	_	5	_	ns	
tDH	Data Hold Time	1	_	1	_	ns	
tens	Enable Setup Time	4	_	5	_	ns	
tenh	Enable Hold Time	1	_	1	_	ns	
tLDS	Load Setup Time	4	_	5	_	ns	
tLDH	Load Hold Time	10	_	10	_	ns	
trs	Reset Pulse Width(3)	15	_	20	_	ns	
trss	Reset Setup Time	15	_	20	_	ns	
trsr	Reset Recovery Time	15	† –	20	<u> </u>	ns	
trsf	Reset to Flag and Output Time	_	15	_	20	ns	
tFWFT	Mode Select Time	0	_	0	_	ns	
trts	Retransmit Setup Time	4	_	5	_	ns	
tolz	Output Enable to Output in Low Z ⁽⁴⁾	0	_	0	_	ns	
toe	Output Enable to Output Valid	3	8	3	10	ns	
tonz	Output Enable to Output in High Z ⁽⁴⁾	3	8	3	10	ns	
twff	Write Clock to FF or IR	_	10	_	14	ns	
tref	Read Clock to EF or OR	† –	10	_	14	ns	
tpaf	Write Clock to PAF	_	10	1 –	14	ns	
tpae	Read Clock to PAE	_	10	_	14	ns	
tHF	Clock to HF	_	20	_	25	ns	
tskew1	Skew time between RCLK and WCLK for FF and IR	12	_	15	_	ns	
tskew2	Skew time between RCLK and WCLK for PAE and PAF	21	_	25		ns	

NOTES:

- 1. All AC timings apply to both Standard IDT mode and First Word Fall Through mode.
- 2. For the RCLK line: tolk(min.) = 7 ns only when reading the offsets from the programmable flag registers; otherwise, use the table value. For the WCLK line, use the tCLKL (min.) value given in the table.
- 3. Pulse widths less than minimum values are not allowed.
- 4. Values guaranteed by design, not currently tested.

AC TEST CONDITIONS

Input Dulas Lavala	CND to 2 OV
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

3478 tbl 07




Figure 1. Output Load * Includes jig and scope capacitances.

SIGNAL DESCRIPTIONS:

INPUTS:

DATA IN (Do - D17)

Data inputs for 18-bit wide data.

CONTROLS:

MASTER RESET (MRS)

A Master Reset is accomplished whenever the Master Reset (MRS) input is taken to a LOW state. This operation sets the internal read and write pointers to the first location of the RAM array. PAE will go LOW, PAF will go HIGH, and HF will go HIGH.

If FWFT is LOW during Master Reset then the IDT Standard mode, along with $\overline{\text{EF}}$ and $\overline{\text{FF}}$ are selected. $\overline{\text{EF}}$ will go LOW and $\overline{\text{FF}}$ will go HIGH. If FWFT is HIGH, then the First Word Fall Through mode (FWFT), along with $\overline{\text{IR}}$ and $\overline{\text{OR}}$, are selected. $\overline{\text{OR}}$ will go HIGH and $\overline{\text{IR}}$ will go LOW.

If $\overline{\text{LD}}$ is LOW during Master Reset, then $\overline{\text{PAE}}$ is assigned a threshold 127 words from the empty boundary and PAF is assigned a threshold 127 words from the full boundary; 127 words corresponds to an offset value of 07FH. Following Master Reset, parallel loading of the offsets is permitted, but not serial loading.

If $\overline{\text{LD}}$ is HIGH during Master Reset, then $\overline{\text{PAE}}$ is assigned a threshold 1,023 words from the empty boundary and PAF is assigned a threshold 1,023 words from the full boundary; 1,023 words corresponds to an offset value of 3FFH. Following Master Reset, serial loading of the offsets is permitted, but not parallel loading.

Regardless of whether serial or parallel offset loading has been selected, parallel reading of the registers is always permitted. (See section describing the \overline{LD} line for further details).

During a Master Reset, the output register is initialized to all zeroes. A Master Reset is required after power up, before a write operation can take place. MRS is asynchronous.

PARTIAL RESET (PRS)

A Partial Reset is accomplished whenever the Partial Reset (\overline{PRS}) input is taken to a LOW state. As in the case of the Master Reset, the internal read and write pointers are set to the first location of the RAM array, \overline{PAE} goes LOW, PAF goes HIGH, and \overline{HF} goes HIGH.

Whichever mode is active at the time of partial reset, IDT Standard mode or First Word Fall Through, that mode will remain selected. If the IDT Standard mode is active, then FF will go HIGH and EF will go LOW. If the First word Fall Through mode is active, then OR will go HIGH, and IR will go LOW.

Following Partial Reset, all values held in the offset registers remain unchanged. The programming method (parallel or serial) currently active at the time of Partial Reset is also retained. The output register is initialized to all zeroes. PRS is asynchronous.

A Partial Reset is useful for resetting the device during the course of operation, when reprogramming flag settings may not be convenient.

RETRANSMIT (RT)

The Retransmit operation allows data that has already been read to be accessed again. There are two stages: first, a setup procedure that resets the read pointer to the first location of memory, then the actual retransmit, which consists of reading out the memory contents, starting at the beginning of memory.

Retransmit setup is initiated by holding \overline{RT} LOW during a rising RCLK edge. \overline{REN} and \overline{WEN} must be HIGH before bringing \overline{RT} LOW. At least one word, but no more than Full-2 words should have been written into the FIFO between Reset (Master or Partial) and the time of Retransmit setup (Full = 8,192 words for the IDT72V255, 16,384 words for the IDT72V265).

If IDT Standard mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting \overline{EF} LOW. The change in level will only be noticeable if \overline{EF} was HIGH before setup. During this period, the internal read pointer is initialized to the first location of the RAM array.

When $\overline{\text{EF}}$ goes HIGH, Retransmit setup is complete and read operations may begin starting with the first location in memory. Since IDT Standard mode is selected, every word read including the first word following Retransmit setup requires a LOW on $\overline{\text{REN}}$ to enable the rising edge of RCLK. Writing operations can begin after one of two conditions have been met: $\overline{\text{EF}}$ is HIGH or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the $\overline{\text{RT}}$ pulse.

The deassertion time of $\overline{\text{EF}}$ during Retransmit setup is variable. The parameter tRTF1, which is measured from the rising RCLK edge enabled by $\overline{\text{RT}}$ to the rising edge of $\overline{\text{EF}}$ is described by the following equation:

where Tf is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period.

Regarding FF: Note that since no more than Full - 2 writes are allowed between a Reset and a Retransmit setup, FF will remain HIGH throughout the setup procedure.

For IDT Standard mode, updating the PAE, HF, and PAF flags begins with the "first" REN-enabled rising RCLK edge following the end of Retransmit setup (the point at which EF goes HIGH). This same RCLK rising edge is used to access the "first" memory location. HF is updated on the first RCLK rising edge. PAE is updated after two more rising RCLK edges. PAF is updated after the "first" rising RCLK edge, followed by the next two rising WCLK edges. (If the tskew2 specification is not met, add one more WCLK cycle.)

If FWFT mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting \overline{OR} HIGH. The change in level will only be noticeable if \overline{OR} was LOW before setup. During this period, the internal read pointer is set to the first location of the RAM array.

When \overline{OR} goes LOW, Retransmit setup is complete; at the same time, the contents of the first location are automatically displayed on the outputs. Since FWFT mode is selected, the first word appears on the outputs, no read request necessary.

Reading all subsequent words requires a LOW on \overline{REN} to enable the rising edge of RCLK. Writing operations can begin after one of two conditions have been met: \overline{OR} is LOW or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the \overline{RT} pulse.

The assertion time of \overline{OR} during Retransmit setup is variable. The parameter tRTF2, which is measured from the rising RCLK edge enabled by \overline{RT} to the falling edge of \overline{OR} is described by the following equation:

$$tRTF2 max. = 14*Tf + 4*TRCLK (in ns)$$

where Tf is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period. Note that a Retransmit setup in FWFT mode requires one more RCLK cycle than in IDT Standard mode.

Regarding \overline{IR} : Note that since no more than Full - 2 writes are allowed between a Reset and a Retransmit setup, \overline{IR} will remain LOW throughout the setup procedure.

For FWFT mode, updating the PAE, HF, and PAF flags begins with the "last" rising edge of RCLK before the end of Retransmit setup. This is the same edge that asserts OR and automatically accesses the first memory location. Note that, in this case, REN is not required to initiate flag updating. HF is updated on the "last" RCLK rising edge. PAE is updated after two more rising RCLK edges. PAF is updated after the "last" rising RCLK edge, followed by the next two rising WCLK edges. (If the tskew2 specification is not met, add one more WCLK cycle.)

 $\overline{\text{RT}}$ is synchronized to RCLK. The Retransmit operation is useful in the event of a transmission error on a network, since it allows a data packet to be resent.

FIRST WORD FALL THROUGH/SERIAL IN (FWFT/SI)

This is a dual purpose pin. During Master Reset, the state of the FWFT/SI helps determine whether the device will operate in IDT Standard mode or First Word Fall Through (FWFT) mode.

If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode will be selected. This mode uses the Empty Flag (\overline{EF}) to indicate whether or not there are any words present in the FIFO memory. It also uses the Full Flag function (\overline{FF}) to indicate whether or not the FIFO memory has any free space for writing. In IDT Standard mode, every word read from the FIFO, including the first, must be requested using the Read Enable (\overline{REN}) line.

If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be selected. This mode uses Output Ready (\overline{OR}) to indicate whether or not there is valid data at the data outputs (Qn). It also uses Input Ready (\overline{IR}) to indicate whether or not the FIFO memory has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to Qn, no read request necessary. Subsequent words must be accessed using the Read Enable line.

After Master Reset, FWFT/SI acts as a serial input for loading PAE and PAF offsets into the programmable registers. The serial input function can only be used when the serial loading method has been selected during Master Reset. FWFT/SI functions the same way in both IDT Standard and FWFT modes.

WRITE CLOCK (WCLK)

A write cycle is initiated on the rising edge of the Write Clock (WCLK). Data setup and hold times must be met with respect to the LOW-to-HIGH transition of the WCLK. The Write and Read Clocks can either be asynchronous or coincident.

WRITE ENABLE (WEN)

When Write Enable (WEN) is LOW, data can be loaded into the input register on the rising edge of every WCLK cycle. Data is stored in the RAM array sequentially and independently of any ongoing read operation.

When WEN is HIGH, the input register holds the previous data and no new data is loaded into the FIFO.

To prevent data overflow in the IDT Standard mode, \overline{FF} will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, \overline{FF} will go HIGH allowing a write to occur. \overline{WEN} is ignored when the FIFO is full.

To prevent data overflow in the FWFT mode, \overline{IR} will go HIGH, inhibiting further write operations. Upon the completion of a valid read cycle, \overline{IR} will go LOW allowing a write to occur.

WEN is ignored when the FIFO is full.

READ CLOCK (RCLK)

Data can be read on the outputs, on the rising edge of the Read Clock (RCLK), when Output Enable (\overline{OE}) is set LOW. The Write and Read Clocks can be asynchronous or coincident.

READ ENABLE (REN)

When Read Enable ($\overline{\text{REN}}$) is LOW, data is loaded from the RAM array into the output register on the rising edge of the RCLK.

When REN is HIGH, the output register holds the previous data and no new data is loaded into the output register.

In the IDT Standard mode, every word accessed at Qn, including the first word written to an empty FIFO, must be requested using $\overline{\text{REN}}$. When all the data has been read from the FIFO, the Empty Flag ($\overline{\text{EF}}$) will go LOW, inhibiting further read operations. $\overline{\text{REN}}$ is ignored when the FIFO is empty. Once a write is performed, $\overline{\text{EF}}$ will go HIGH after tFWL1 + tREF and a read is permitted.

In the FWFT mode, the first word written to an empty FIFO automatically goes to the outputs Qn, no need for any read request. In order to access all other words, a read must be executed using $\overline{\text{REN}}$. When all the data has been read from the FIFO, Output Ready $(\overline{\text{OR}})$ will go HIGH, inhibiting further read operations. $\overline{\text{REN}}$ is ignored when the FIFO is empty. Once a write is performed, $\overline{\text{OR}}$ will go LOW after tFWL2 + tREF, when the first word appears at Qn; if a second word is written into the FIFO, then $\overline{\text{REN}}$ can be used to read it out.

SERIAL ENABLE (SEN)

Serial Enable is (\overline{SEN}) is an enable used only for serial programming of the offset registers. The serial programming method must be selected during Master Reset. \overline{SEN} is always used in conjunction with \overline{LD} . When these lines are both LOW, data at the SI input can be loaded into the input register one bit for each LOW-to-HIGH transition of WCLK.

When SEN is HIGH, the programmable registers retains the previous settings and no offsets are loaded.

SEN functions the same way in both IDT Standard and FWFT modes.

OUTPUT ENABLE (OE)

When Output Enable (\overline{OE}) is enabled (LOW), the parallel output buffers receive data from the output register. When \overline{OE} is HIGH, the output data bus (Qn) goes into a high impedance state.

LOAD (LD)

This is a dual purpose pin. During Master Reset, the state of the Load line ($\overline{\text{LD}}$) determines one of two default values (127 or 1,023) for the $\overline{\text{PAE}}$ and $\overline{\text{PAF}}$ flags, along with the method by which these flags can be programmed, parallel or serial. After Master Reset, $\overline{\text{LD}}$ enables write operations to and read operations from the registers. Only the offset loading method currently selected can be used to write to the registers. Aside from Master Reset, there is no other way change the loading method. Registers can be read only in parallel; this can be accomplished regardless of whether serial or the parallel loading has been selected.

Associated with each of the programmable flags, PAE and PAF, is one register which can either be written to or read from. Offset values contained in these registers determine how

many words need to be in the FIFO memory to switch a partial flag. A LOW on $\overline{\text{LD}}$ during Master Reset selects a default $\overline{\text{PAE}}$ offset value of 07FH (a threshold 127 words from the empty boundary), a default PAF offset value of 07FH (a threshold 127 words from the full boundary), and parallel loading of other offset values. A HIGH on $\overline{\text{LD}}$ during Master Reset selects a default $\overline{\text{PAE}}$ offset value of 3FFH (a threshold 1,023 words from the empty boundary), a default $\overline{\text{PAF}}$ offset value of 3FFH (a threshold 1,023 words form the full boundary), and serial loading of other offset values.

The act of writing offsets (in parallel or serial) employs a dedicated write offset register pointer. The act of reading offsets employs a dedicated read offset register pointer. The two pointers operate independently; however, a read and a write should not be performed simultaneously to the offset registers. A Master Reset initializes both pointers to the Empty Offset (LSB) register. A Partial Reset has no effect on the position of these pointers.

Once serial offset loading has been selected, then programming PAE and PAF proceeds as follows: When LD and SEN are set LOW, data on the SI input are written, one bit for each WCLK rising edge, starting with the Empty Offset (13 bits for the IDT72V255, 14 bits for the IDT72V265), ending with the Full Offset (13 bits for the IDT72V265).

LD	WEN	REN	SEN	WCLK	RCLK	Selection
0	0	1	1	_	Х	Parallel write to registers: Empty Offset Full Offset
0	1	0	1	Х	4	Parallel read from registers: Empty Offset Full Offset
0	1	1	0		X	Serial shift into registers: 26 bits for the 72V255 28 bits for the 72V265 1 bit for each rising WCLK edge Starting with Empty Offset Ending with Full Offset
Х	1	1	1	Х	×	No Operation
1	0	х	Х	_	Х	Write Memory
1	Х	0	Х	Х		Read Memory
1	1	1	Х	Х	Х	No Operation

NOTES:

3478 drw 04

- 1. Only one of the two offset programming methods, serial or parallel, is available for use at any given time.
- 2. The programming method can only be selected at Master Reset.
- 3. Parallel reading of the offset registers is always permitted regardless of which programming method has been selected.
- 4. The programming sequence applies to both IDT Standard and FWFT modes.

A total of 26 bits are necessary to program the IDT72V255; a total of 28 bits are necessary to program the IDT72V265. Individual registers cannot be loaded serially; rather, both must be programmed in sequence, no padding allowed. \overline{PAE} and \overline{PAF} can show a valid status only after the full set of bits have been entered. The registers can be reprogrammed, as long as both offsets are loaded. When \overline{LD} is LOW and \overline{SEN} is HIGH, no serial write to the registers can occur.

Once parallel offset loading has been selected, then programming \overline{PAE} and \overline{PAF} proceeds as follows: When \overline{LD} and \overline{WEN} are set LOW, data on the inputs Dn are written into the Empty Offset Register on the first LOW-to-HIGH transition of WCLK. Upon the second LOW-to-HIGH transition of WCLK, data at the inputs are written into the Full Register. The third transition of WCLK writes, once again, to the Empty Offset Register.

To ensure proper programming (serial or parallel) of the offset registers, no read operation is permitted from the time of reset (master or partial) to the time of programming. (During this period, the read pointer must be pointing to the first location of the memory array.) After the programming has been accomplished, read operations may begin.

Write operations to memory are allowed before and during the parallel programming sequence. In this case, the programming of all offset registers does not have to occur at one time. One or two offset registers can be written to and then, by bringing $\overline{\text{LD}}$ HIGH, write operations can be redirected to the FIFO memory. When $\overline{\text{LD}}$ is set LOW again, and $\overline{\text{WEN}}$ is LOW, the next offset register in sequence is written to. As an alternative to holding $\overline{\text{WEN}}$ LOW and toggling $\overline{\text{LD}}$, parallel programming can also be interrupted by setting $\overline{\text{LD}}$ LOW and toggling $\overline{\text{WEN}}$.

Write operations to memory are allowed before and during the serial programming sequence. In this case, the programming of all offset bits does not have to occur at once. A select number of bits can be written to the SI input and then, by bringing \overline{LD} and \overline{SEN} HIGH, data can be written to FIFO memory via Dn by toggling \overline{WEN} . When \overline{WEN} is brought HIGH with \overline{LD} and \overline{SEN} restored to a LOW, the next offset bit in sequence is written to the registers via SI. If a mere interruption of serial programming is desired, it is sufficient either to set \overline{LD} LOW and deactivate \overline{SEN} or to set \overline{SEN} LOW and deactivate \overline{LD} . Once \overline{LD} and \overline{SEN} are both restored to a LOW level, serial offset programming continues from where it left off.

Note that the status of a partial flag (PAE or PAF) output is invalid during the programming process. From the time parallel programming has begun, a partial flag output will not be valid until the appropriate offset word has been written to the register pertaining to that flag. From the time serial programming has begun, neither partial flag will be valid until the full set of bits required to fill all the offset registers has been written. Measuring from the rising WCLK edge that achieves either of the above criteria; PAF will be valid after two more rising WCLK edges plus tpaf, PAE will be valid after the next two rising RCLK edges plus tpae (add one more RCLK cycle if tskew2 is not met.)

The act of reading the offset registers employs a dedicated read offset register pointer. The contents of the offset registers can be read on the output lines when \overline{LD} is set LOW and

REN is set LOW; then, data are read via Qn from the Empty Offset Register on the first LOW-to-HIGH transition of RCLK. Upon the second LOW-to-HIGH transition of RCLK, data are read from the Full Offset Register. The third transition of RCLK reads, once again, from the Empty Offset Register.

It is permissible to interrupt the offset register access sequence with reads or writes to memory . The interruption is accomplished by deasserting $\overline{\text{REN}}$, $\overline{\text{LD}}$, or both together. When $\overline{\text{REN}}$ and $\overline{\text{LD}}$ are restored to a LOW level, access of the registers continues where it left off.

LD functions the same way in both IDT Standard and FWFT modes.

FREQUENCY SELECT INPUT (FS)

An internal state machine manages the movement of data through the SuperSync FIFO. The FS line determines whether RCLK or WCLK will synchronize the state machine. Tie FS to Vcc if the RCLK line is running at a lower frequency than the WCLK line. In this case, the state machine will be synchronized to WCLK. Tie FS to GND if the RCLK line is running at a higher frequency than the WCLK line. In this case, the state machine will be synchronized to RCLK. Note that FS must be set so the clock line running at the higher frequency drives the state machine; this ensures efficient handling of the data within the FIFO. If the same clock signal drives both the WCLK and the RCLK pins, then tie FS to GND.

The frequency of the clock tied to the state machine (referred to as the "selected clock") may be changed at any time, so long as it is always greater than or equal to the frequency of the clock that is not tied to the state machine (referred to as the "non-selected clock"). The frequency of the non-selected clock can also be varied with time, so long as it never exceeds the frequency of the selected clock. To be more specific, the frequencies of both RCLK and WCLK may be varied during FIFO operation, provided that, at any given point in time, the cycle period of the selected clock is equal to or less than the cycle period of the non-selected clock.

The selected clock must be continuous. It is, however, permissible to stop the non-selected clock. Note, so long as RCLK is idle, $\overline{\text{EF}/\text{OR}}$ and $\overline{\text{PAE}}$ will not be updated. Likewise, as long as WCLK is idle, $\overline{\text{FF}/\text{IR}}$ and $\overline{\text{PAF}}$ will not be updated.

Changing the FS setting during FIFO operation (i.e. reading or writing) is not permitted; however, such a change at the time of Master Reset or Partial Reset is all right. FS is an asynchronous input.

OUTPUTS:

FULL FLAG (FF/IR)

This is a dual purpose pin. In IDT Standard mode, the Full Flag (\overline{FF}) function is selected. When the FIFO is full (i.e. the write pointer catches up to the read pointer), \overline{FF} will go LOW, inhibiting further write operation. When \overline{FF} is HIGH, the FIFO is not full. If no reads are performed after a reset (either \overline{MRS} or \overline{PRS}), \overline{FF} will go LOW after 8,192 writes to the IDT72V255 and 16,384 writes to the IDT72V265.

In FWFT mode, the Input Ready (\overline{IR}) function is selected. \overline{IR} goes LOW when memory space is available for writing in

data. When there is no longer any free space left, \overline{IR} goes HIGH, inhibiting further write operation. If no reads are performed after a reset (either \overline{MRS} or \overline{PRS}), \overline{IR} will go HIGH after 8,193 writes for the IDT72V255 and 16,385 writes for the IDT72V265.

The $\overline{\text{IR}}$ status not only measures the contents of the FIFO memory, but also counts the presence of a word in the output register. Thus, in FWFT mode, the total number of writes necessary to deassert $\overline{\text{IR}}$ is one greater than needed to assert $\overline{\text{FF}}$ in IDT Standard mode.

FF/IR is synchronized to WCLK. It is double-registered to enhance metastable immunity.

EMPTY FLAG (EF/OR)

This is a dual purpose pin. In the IDT Standard mode, the Empty Flag ($\overline{\text{EF}}$) function is selected. When the FIFO is empty (i.e. the read pointer catches up to the write pointer), $\overline{\text{EF}}$ will go LOW, inhibiting further read operations. When $\overline{\text{EF}}$ is HIGH, the FIFO is not empty.

When writing the first word to an empty FIFO, the deassertion time of \overline{EF} is variable, and can be represent by the First Word Latency parameter, tFWL1, which is measured from the rising WCLK edge that writes the first word to the rising RCLK edge that updates the flag. tFWL1 includes any delays due to clock skew and can be expressed as follows:

where Tf is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period. Since no read can take place until EF goes HIGH, the tFwL1 delay determines how early the first word can be available at Qn. This delay has no effect on the reading of subsequent words.

In FWFT mode, the Output Ready (\overline{OR}) function is selected. \overline{OR} goes LOW at the same time that the first word written to an empty FIFO appears valid on the outputs. \overline{OR} goes HIGH one cycle after RCLK shifts the last word from the

FIFO memory to the outputs. Then further data reads are inhibited until \overline{OR} goes LOW again.

When writing the first word to an empty FIFO, the assertion time of \overline{OR} is variable, and can be represented by the First Word Latency parameter, tFWL2, which is measured from the rising WCLK edge that writes the first word to the rising RCLK edge that updates the flag. tFWL2 includes any delay due to clock skew and can be expressed as follows:

$$tFWL2 max. = 10*Tf + 3*TRCLK (in ns)$$

where Tf is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period. Note that the First Word Latency in FWFT mode is one RCLK cycle longer than in IDT Standard mode. The tFwL2 delay determines how early the first word can be available at Qn. This delay has no effect on the reading of subsequent words.

EF/OR is synchronized to the RCLK. It is double-registered to enhance metastable immunity.


PROGRAMMABLE ALMOST-FULL FLAG (PAF)

The Programmable Almost-Full flag (PAF) will go LOW when the FIFO reaches the almost-full condition as specified by the offset m stored in the Full Offset register.

At the time of Master Reset, depending on the state of \overline{LD} , one of two possible default offset values are chosen. If \overline{LD} is LOW, then m = 07FH and the \overline{PAF} switching threshold is 127 words from the full boundary, if \overline{LD} is HIGH, then m = 3FFH and the \overline{PAF} switching threshold is 1,023 words away from the full boundary.

Any integral value of m from 0 to the maximum FIFO depth minus 1 (8,191 words for the IDT72V255, 16,383 words for the IDT72V265) can be programmed into the Full Offset register.

In IDT Standard mode, if no reads are performed after reset (MRS or PRS), PAF will go LOW after (8,192-m) writes to the IDT72V255, and (16,384-m) writes to the IDT72V265.



1. Any bits of the offset register not being programmed should be set to zero.

Figure 3. Offset Register Location and Default Values

In FWFT mode, if no reads are performed after reset (MRS or PRS), PAF will go LOW after (8,193-m) writes to the IDT72V255, and (16,385-m) writes to the IDT72V265. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of PAF.

Note that even though \overline{PAF} is programmed to switch LOW during the first word latency period (tFWL), attempts to read data will be ignored until \overline{EF} goes HIGH indicating that data is available at the output port. This is true for both timing modes.

PAF is synchronous and updated on the rising edge of WCLK. It is double-registered to enhance metastable immunity.

PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)

The Programmable Almost-Empty flag (PAE) will go LOW when the FIFO reaches the almost-empty condition as specified by the offset n stored in the Empty Offset register.

At the time of Master Reset, depending on the state of \overline{LD} , one of two possible default offset values are chosen. If \overline{LD} is

LOW, then n = 07FH and the \overline{PAE} switching threshold is 127 words from the empty boundary, if \overline{LD} is HIGH, then n = 3FFH and the \overline{PAE} switching threshold is 1,023 words away from the empty boundary.

Any integral value of n from 0 to the maximum FIFO depth minus 1 (8,191 words for the IDT72V255, 16,383 words for the IDT72V265) can be programmed into the Empty Offset register.

In IDT Standard mode, if no reads are performed after reset (\overline{MRS} or \overline{PRS}), the \overline{PAE} will go HIGH after (n+1) writes to the IDT72V255/72V265.

In FWFT mode, if no reads are performed after reset ($\overline{\text{MRS}}$ or $\overline{\text{PRS}}$), the $\overline{\text{PAE}}$ will go HIGH after (n+2) writes to the IDT72V255/72V265. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of $\overline{\text{PAE}}$.

Note that even though \overline{PAE} is programmed to switch HIGH during the first word latency period (tFWL), attempts to read data will be ignored until \overline{EF} goes HIGH indicating that data is available at the output port. This is true for both timing modes.

TABLE I — STATUS FLAGS FOR IDT STANDARD MODE

Number of Words	in FIFO Memory ⁽¹⁾					
72V255	72V265	FF	PAF	HF	PAE	ĒĒ
0	0	Н	Н	Н	L	L
1 to n ⁽²⁾	1 to n ⁽²⁾	Н	Н	Н	L	Н
(n+1) to 4,096	(n+1) to 8,192	Н	Н	Н	Н	Н
4,097 to (8,192-(m+1))	8,193 to (16,384-(m+1))	Н	Н	L	Н	Н
(8,192-m) ⁽³⁾ to 8,191	(16,384-m) ⁽³⁾ to 16,383	Н	L	L	Н	Н
8,192	16,384	L	L	L	Н	Н

NOTES:

- 1. Data in the output register does not count as a "word in FIFO memory". Since in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
- 2. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n=1,023 when serial offset loading is selected.
- 3. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or m =1,023 when serial offset loading is selected.

TABLE II — STATUS FLAGS FOR FWFT MODE

Number of Words	in FIFO Memory ⁽¹⁾					
72V255	72V265	ĪR	PAF	HF	PAE	ŌR
0	0	Н	Н	Н	L	L
1 to n ⁽²⁾	1 to n ⁽²⁾	Н	Н	Н	L	Н
(n+1) to 4,096	(n+1) to 8,192	Н	Н	Н	Η	Н
4,097 to (8,192-(m+1))	8,193 to (16,384-(m+1))	Н	Н	L	Η	Н
(8,192-m) ⁽³⁾ to 8,191	(16,384-m) ⁽³⁾ to 16,383	Н	L	L	Н	Н
8,192	16,384	L	L	L	Η	Н

- 1. Data in the output register does not count as a "word in FIFO memory". Since in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
- 2. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n=1,023 when serial offset loading is selected.
- 3. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or m = 1,023 when serial offset loading is selected.
- 4. Following a reset (Master or Partial), the FIFO memory is empty and \overline{OR} = HIGH. After writing the first word, the FIFO memory remains empty, the data is placed into the output register, and \overline{OR} goes LOW. In this case, or any time the last word in the FIFO memory has been read into the output register; a rising RCLK edge, enabled by \overline{REN} , will set \overline{OR} HIGH.

PAE is synchronous and updated on the rising edge of RCLK. It is double-registered to enhance metastable immunity.

HALF-FULL FLAG (HF)

This output indicates a half-full memory. The rising WCLK edge that fills the memory beyond half-full sets $\overline{\text{HF}}$ LOW. The flag remains LOW until the difference between the write and read pointers becomes less than or equal to half of the total depth of the device; the rising RCLK edge that accomplishes this condition also sets $\overline{\text{HF}}$ HIGH.

In IDT Standard mode, if no reads are performed after reset (\overline{MRS} or \overline{PRS}), \overline{HF} will go LOW after (D/2+1) writes,

where D is the maximum FIFO depth (8,192 words for the IDT72V255, 16,384 words for the IDT72V265).

In FWFT mode, if no reads are performed after reset (\overline{MRS} or \overline{PRS}), \overline{HF} will go LOW after (D/2+2) writes to the IDT72V255/72V265. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of \overline{HF} .

Because $\overline{\text{HF}}$ uses both RCLK and WCLK for synchronization purposes, it is asynchronous.

DATA OUTPUTS (Q0-Q17)

Qo-Q₁₇ are data outputs for 18-bit wide data.




Figure 4. Master Reset Timing






Figure 5. Partial Reset Timing




tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH (after one WCLK cycle plus twFF). If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then the FF deassertion may be delayed an extra WCLK cycle.
 LD = HIGH

Figure 6. Write Cycle Timing (IDT Standard Mode)




- tFWL1 contributes a variable delay to the overall first word latency (this parameter includes delays due to skew):
 tFWL1 max. (in ns) = 10*Tf + 2* TROLK
 - where Tr is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period
- 2. \overline{LD} = HIGH

Figure 7. Read Cycle Timing (IDT Standard Mode)




- 1. t_{FWL1} max. (in ns) = 10* T_{f} + 2* T_{RCLK}
- Where Tf is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period
- 2. \overline{LD} = HIGH

Figure 8. First Data Word Latency (IDT Standard Mode)




- 1. tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go high (after one WCLK cycle pus twFF). If the time between the rising edge of the RCLK and the rising edge of the WCLK is less than tskew1, then the FF deassertion may be delayed an extra WCLK cycle.
- 2. LD = HIGH

Figure 9. Full Flag Timing (IDT Standard Mode)



- 1. tFWL1 max. (in ns) = 10*Tf + 2*TRCLK
 Where Tf is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the period.
- 2. \overline{LD} = HIGH

Figure 10. Empty Flag Timing (IDT Standard Mode)



1. For the IDT72V255, X = 12. For the IDT72V265, X = 13.

Figure 11. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT modes)






Figure 12. Parallel Loading of Programmable Flag Registers (IDT Standard and FWFT modes)




NOTE: 1. \overline{OE} = LOW

Figure 13. Parallel Read of Programmable Flag Registers (IDT Standard and FWFT modes)



- 1. $n = \overline{PAE}$ offset
- 2. Data in the output register does not count as a "word in FIFO memory". Since, in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
- 3. tskews is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to go HIGH (after one RCLK cycle plus tPAE). If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskews, then the PAE deassertion may be delayed one extra RCLK cycle.


Figure 14. Programmable Almost-Empty Flag Timing (IDT Standard and FWFT modes)



NOTES

- 1. $m = \overline{PAF}$ offset, D = 8,192 for IDT72V255, 16,384 word for IDT72V265.
- 2. Data in the output register does not count as a "word in FIFO memory". Since, in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
- 3. tskew2 is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to go HIGH (after one WCLK cycle plus tPAF). If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew2, then the PAF deassertion time may be delayed an extra WCLK cycle.


Figure 15. Programmable Almost-Full Flag Timing (IDT Standard and FWFT modes)



NOTE:


1. D = maximum FIFO depth = 8,192 for IDT72V255, 16,384 word for IDT72V265.

Figure 16. Half - Full Flag Timing (IDT Standard and FWFT modes)



- 1. trtf1 contributes a variable delay to the overall retransmit recovery time: trff1 max = 14*Tf + 3*Trclk (in ns)
 - Where Tr is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period.
- 2. Retransmit set up is complete after EF returns HIGH, only then can a read operation begin. Write operations are permitted after one of two conditions have been met: EF is HIGH or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the RT pulse.
- 3. Following Retransmit setup, the rising edge of RCLK that accesses the first memory location also initiates the updating of HF, PAE, and PAF.
- 4. No more than D-2 words (D = 8,192 words for the IDT72V255, 16,384 words for the IDT72V265) should have been written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore, FF will be HIGH throughout the Retransmit setup procedure.
- 5. OE = LOW

Figure 17. Retransmit Timing (IDT Standard mode)




NOTES:

t-WL2 max. (in ns) = 10*Tf + 3*TRCLK
 where Tf is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period.
 tskewe is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to go HIGH (after one RCLK cycle plus tPAE). If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewe, then the PAE deassertion may be delayed one extra RCLK cycle.
 LD = HIGH, OE = LOW

ω. 4


n = PAE offset, m = PAF offset, D = maximum FIFO depth = 8,192 words for the IDT72V255, 16,384 words for the IDT72V265.

Figure 18. Write Timing (First Word Fall Through Mode)



- and the rising edge of WCLK is less than tskew1, then the IR assertion may be delayed an extra WCLK cycle plus tweft). If the time between the rising edge of RCLK tskew2 is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to go HIGH (after one WCLK cycle plus tPAF). If the time between the rising edge of RCLK and the rising edge of RCLK and the rising edge of RCLK and the rising EDGE of BAF deassertion may be delayed an extra WCLK cycle. 1. 13KEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that IR will go LOW (after one WCLK cycle plus twFF). If the time between the rising edge of RCLK
 - αi
- ω_. 4
- n = PAE Offset, m = PAF offset, D = maximum FIFO depth = 8,192 words for the IDT72V255, 16,384 words for the IDT72V265.

Figure 19. Read Timing (First Word Fall Through Mode)



- 1. tRTF2 contribute a variable delay to the overall retransmit time: tRTF2 max = $14*T_f + 4*T_RCLK$ (in ns)
 - Where Tr is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period.
- 2. Retransmit set up is complete after \overline{OR} returns LOW, only then can a read operation begin. Write operations are permitted after one of two conditions have been met: \overline{OR} is LOW or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the \overline{RT} pulse.
- 3. Following Retransmit setup, the rising edge of RCLK that accesses the first memory location also initiates the updating of HF, PAE, and PAF.
- 4. No more than D-2 words (D = 8,192 words for the IDT72V255, 16,384 words for the IDT72V265) should have been written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore, IR will be LOW throughout the Retransmit setup procedure.
- 5. OE = LOW

Figure 20. Retransmit Timing (FWFT mode)

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION

A single IDT72V255/72V265 may be used when the application requirements are for 8,192/16,384 words or

less. These FIFOs can always be used in Single Device Configuration, whether IDT Standard mode or FWFT mode has been selected. No special set up procedure is necessary.





Figure 21. Block Diagram of Single 8,192x18 and 16,384x18 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the $\overline{\text{EF}}$ and $\overline{\text{FF}}$ functions in IDT Standard mode and the $\overline{\text{IR}}$ and $\overline{\text{OR}}$ functions in FWFT mode. Because of variations in skew between RCLK and WCLK, it is possible for $\overline{\text{EF}}/\overline{\text{FF}}$ deassertion and $\overline{\text{IR}}/\overline{\text{OR}}$ assertion to vary by one cycle between FIFOs. In

IDT Standard mode, such problems can be avoided by creating composite flags, that is, ANDing $\overline{\text{EF}}$ of every FIFO, and separately ANDing $\overline{\text{FF}}$ of every FIFO. In FWFT mode, composite flags can be created by ORing $\overline{\text{OR}}$ of every FIFO, and separately ORing $\overline{\text{IR}}$ of every FIFO. Figure 22 demonstrates an 36-word width by using two IDT72V255/72V265s. Any word width can be attained by adding additional IDT72V255/72V265s.



- 1. Use an AND gate in IDT Standard mode, an OR gate in FWFT mode.
- 2. Do not connect any output control signals directly together.

Figure 22. Block Diagram of 8,192x36 and 16,384x36 Width Expansion

DEPTH EXPANSION CONFIGURATION

These devices can easily be adapted to applications requiring more than 8,192/16,384 words of buffering. In FWFT mode, the FIFOs can be arranged in series (the data outputs of one FIFO connected to the data inputs of the next)—no external logic necessary. The resulting configuration provides a total depth equivalent to the sum of the depths associated with each single FIFO. Figure 23 shows a depth expansion using two IDT72V255/72V265s.

Care should be taken to select FWFT mode during Master Reset for all FIFOs in the depth expansion configuration. The first word written to an empty configuration will pass from one FIFO to the next ("ripple down") until it finally appears at the outputs of the last FIFO in the chain—no read operation is necessary. Each time the data word appears at the outputs of one FIFO, that device's \overline{OR} line goes LOW, enabling a write to the next FIFO in line.

The \overline{OR} assertion time is variable and is described with the help of the tFWL2 parameter, which includes including delay caused by clock skew:

where TRCLK is the RCLK period and Tf is either the RCLK or the WCLK period, whichever is shorter.

The maximum amount of time it takes for a word to pass from the inputs of the first FIFO to the outputs of the last FIFO in the chain is the sum of the delays for each individual FIFO:

$$tFWL2(1) + tFWL2(2) + ... + tFWL2(N) + N*TRCLK$$

where N is the number of FIFOs in the expansion.

Note that the additional RCLK term accounts for the time it takes to pass data between FIFOs.

The ripple down delay is only noticeable for the first word written to an empty depth expansion configuration. There will be no delay evident for subsequent words written to the configuration.

The first free location created by reading from a full depth expansion configuration will "bubble up" from the last FIFO to the previous one until it finally moves into the first FIFO of the chain. Each time a free location is created in one FIFO of the chain, that FIFO's $\overline{\text{IR}}$ line goes LOW, enabling the preceding FIFO to write a word to fill it.

The amount of time it takes for $\overline{\mathbb{IR}}$ of the first FIFO in the chain to assert after a word is read from the last FIFO is the sum of the delays for each individual FIFO:

where N is the number of FIFOs in the expansion and TWCLK is the WCLK period. Note that one of the three WCLK cycle accounts for tskew1 delays.

In a SuperSync depth expansion, set FS individually for each FIFO in the chain. The Transfer Clock line should be tied to either WCLK or RCLK, whichever is faster. Both these actions result in moving, as quickly as possible, data to the end of the chain and free locations to the beginning of the chain.





Figure 23. Block Diagram of 16,384x18 and 32,768x18 SuperSync Depth Expansion

ORDERING INFORMATION



1. Industrial temperature range is available by special order.



3.3 VOLT CMOS SUPERSYNC FIFO™ 8,192 x 18, 16,384 x 18

IDT72V255 IDT72V265


ADDENDUM

DIFFERENCES BETWEEN THE IDT72V255LA/72V265LA (Y-STEP) AND IDT72V255/72V265 (Z-STEP)

IDT has improved the performance of the IDT72V255/72V265 SuperSync™ FIFOs. The new versions are designated by the same part number, however it is possible to differentiate the two versions by the package marking (see Ordering Information). The new version is pin-for-pin compatible with the original version. Some differences exist between the two versions. The following table details these differences.

lte m	NEW STEP	OLD STEP	Comments
	72V255LA (Y-step) 72V265LA (Y-step)	72V255 (Z-step) 72V265 (Z-step)	
Pin #3	DC (Don't Care) - There is no restriction on WCLK and RCLK. See note 1.	FS (Frequency Select)	In the Y-step version this pin must be tied to either Vcc or GND and must not toggle after reset.
First Word Latency (IDT Standard Mode)	60ns ² + tREF + 1 TRCLK ⁴	tFWL1=10*Tf ³ + 2TRCLK ⁴ (ns)	First word latency in the Y- step is a fixed value, independent of the frequency of RCLK or WCLK.
First Word Latency (FWFT Mode)	60ns² + tREF + 2 TRCLK⁴	tFWL2=10*Tf ³ + 3TRCLK ⁴ (ns)	First word latency in the Y- step is a fixed value, independent of the frequency of RCLK or WCLK
Retransmit Latency (IDT Standard Mode)	60ns² + tREF + 1 TRCLK⁴	tRTF1=14*Tf ³ +3TRCLK ⁴ (ns)	Retransmit latency in the Y- step is a fixed value, independent of the frequency of RCLK or WCLK
Retransmit Latency (FWFT Mode)	60ns² + tREF + 2 TRCLK⁴	tRTF2=14*Tf ³ + 4TRCLK ⁴ (ns)	Retransmit latency in the Y- step is a fixed value, independent of the frequency of RCLK or WCLK
ICC1	55mA	100mA	Active supply current
ICC2	20mA	20mA	Standby current
Typical I cc1 ⁵	10 + 1.1*fs + 0.02*CL*fs (in mA)	Not Given	Typical Icc1 Current calculation.

- 1. WCLK and RCLK can vary independently and can be stopped. There is no restriction on operating WCLK and RCLK.
- 2. This is tSKEW3.
- 3. Tf is the period of the 'selected clock'.
- 4. Trclk is the cycle period of the read clock.
- 5. Typical Icc1 is based on Vcc = 3.3V, tA = 25-C, fs = WCLK frequency = RCLK frequency (in MHz using TTL levels), data switching at fs/2, CL = Capacitive Load (in pF).



PACKAGE DIAGRAM OUTLINES

TQFP (Continued)


	DWG #		PN64-	1	DWC	G #	PN80	-1	DW	G /	PN10	0-1	DW	DWG # PN120		0-1							
Ş	JEDE	C VARIAT	ION	Z	JEDEC VARIATION			N	JEDE	C VARIAT	ION	N	JEDEC VARIATIO		ION								
B		BP		P		BQ] P		BR		1 9 1		BS		P							
,	MIN	NOM	MAX	E	MIN	NOM	MAX	É	MIN	NOM	MAX] É	MIN	NOM	MAX	Ė							
A	-		1.60		_	-	1.60		-	- ⁻	1.60			-	1.60								
A1	.05	.10	.15		.05	.10	.15		.05	.10	.15	П	.05	.10	.15								
A2	1.35	1.40	1.45		1.35	1.40	1.45		1.35	1.40	1.45		1.35	1.40	1.45								
٥		6.00 BS	C	4	1	16.00 BSC		4	16.00 BSC		4	16.00 BSC		4									
01	1	14.00 BS	С	5,2	1	4.00 BS	c	5,2	14.00 BSC		5,2	14.00 BSC		5,2									
E	1	16.00 BS	C	4	1	6.00 85	С	4	16.00 BSC		c	4		6.00 BS	C	4							
E١	.1	4.00 BS	С	5,2	14.00 BSC		С	5,2	14.00 BSC		14.00 BSC		5,2		14.00 BS	iC .	5.2						
N		64		80		80		80		80		100		100		100			120				
e		.80 BSC		C		.65 BSC .50 BSC		.65 BSC		.65 BSC		.65 BSC		.65 BSC		.50 BSC		.50 BSC			.40 BSC		
Ь	.30	.37	.45	7	.22	.32	.38	7	.17	.17 .22 .27		7	.13	.18	.23	7							
ы	.30	.35	.40		.22	.30	.33		.17	.20	.23		.13	.16	.19	1							
ccc	-	-	.10		-	_	.10	1	-	i -	.08	\Box	_	 -	.08								
ppp	-	_	.20		-	-	.13		-	 	.08		-	-	.07	1-							

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- ⚠ DATUMS A-B AND -D- TO BE DETERMINED AT DATUM PLANE -H-
- Δ DIMENSIONS D AND ε ARE TO BE DETERMINED AT SEATING PLANE -C-
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm in excess of the 6 dimension at maximum material condition. Dambar cannot be located on the lower radius or the foot.
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- 10 ALL DIMENSIONS ARE IN MILLIMETERS
- 11 This outline conforms to jedec publication 95 registration MO-136, variation 8P, 8Q, 8R & 8S

REVISIONS					
DCN REV		DESCRIPTION	DATE	APPROVED	
22167	00	INITIAL RELEASE	03/12/92	T. VU	
23823	01	ADD 80 & 100 LD	02/26/93	T. VU	
24911	02	ADD 120 LD	10/06/93	T. VU	
27384	03	REDRAW TO JEDEC FORMAT	11/18/94		

LAND PATTERN DIMENSIONS





	MIN	MAX	MRN	MAX	MIN	MAX	MIN	MAX
ď	16.80	17.00	16.80	17.00	16.80	17.00	16.80	17.00
P1	13.80	14.00	13.80	14.00	13.80	14.00	13.80	14.00
P2	12.00	BSC	12.35 BSC		12.00 BSC		11.60 BSC	
Χ	.40	.60	.30	.50	.30	40	.20	.30
e	.80 BSC		.65 BSC		.50 BSC		.40 BSC	
N	64 80		100		120			

TOLERANCES UNLESS SPE DECIMAL XX± XXX± XXXX±	CIRED ANGULAR ±		Integrated Device Technology 2975 Stender Way, Santa Clore, CA 4 PHONE: (408) 727-5116 FAM: (408) 492-8874 TWM: 910-33	95054
APPROVALS	DATE	TITLE	PN PACKAGE OUTLINE	
DRAWN ALA	03/12/92		14.0 X 14.0 X 1.4 mm TQFP	
CHECKED	· · · ·		1.00/.10 FORM	
		SIZE	DRAWING No.	REV
		С	PSC-4036	03
		DO NO	OT SCALE DRAWING	CX_
			la	K

■ 4825771 0021997 468 **■**

PACKAGE DIMENSIONS





DIMENSIONS

64-PIN STQFP WITH 10MM BODY

Dimension		5	
DImension	Tolerance	Dimension	
Letter	(mm)	(mm)	
A	Max.	1.60	
A1	<u>+</u> .05	0.10	
A2	<u>+</u> .05	1.45	
D	<u>+</u> .10	12.00	
D1	<u>+</u> .10	10.00	
E	<u>+</u> .10	12.00	
E1	<u>+</u> .10	10.00	
Ĺ	<u>+</u> 15	0.60	
е	Basic	0.50	
b	.05	0.22	