



Integrated Device Technology, Inc.

16-BIT CMOS MULTILEVEL PIPELINE REGISTERS

IDT73200
IDT73201

FEATURES:

- IDT73200: Eight 16-bit high-speed pipeline registers
- IDT73201: Seven 16-bit high-speed pipeline registers plus a direct feed-through path
- 10ns access time
- Programmable multilevel register configurations
- Powerful instruction set: transfer, hold, load directly
- Functionally replaces four Am29520s
- Read/Write buffer for 32-bit RISC/CISC microprocessors
- Use as temporary address storage or programmable pipeline registers for DSP products
- Coefficient storage for FIR filters
- Three-state outputs
- TTL-compatible
- Available in 48-pin plastic and ceramic DIP and 52-pin surface mount PLCC
- Military product compliant to MIL-STD-883, Class B
- Speeds available:
Commercial: L10/12/15
Military: L12/15/20

DESCRIPTION:

The IDT73200 and IDT73201 are multilevel pipeline registers. With IDT's high-performance CMOS technology, the IDT73200 and IDT73201 have access times of 10ns.



The IDT73200 contains eight 16-bit registers which can be configured as one 8-level, two 4-level, four 2-level or eight 1-level pipeline registers.

The IDT73201 contains seven 16-bit registers and a direct feed-through path. The seven registers can be configured as one 7-level, a 4-level plus a 3-level, three 2-level or seven 1-level pipeline registers.

An eight-to-one output multiplexer allows data to be read from any one of the registers or from the feed-through path on the IDT73201. Three input control pins (SEL0-SEL2) select which of the multiplexer inputs are directed to the output (Y0-Y15).

These pipeline registers are ideal for high throughput, vector-oriented operations used in digital signal processing (DSP). The IDT73200 and IDT73201 can also be used as quick access scratch-pad registers for general purpose computing and as Read/Write buffers for RISC/CISC microprocessors.

FUNCTIONAL BLOCK DIAGRAMS



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1994

©1994 Integrated Device Technology, Inc.


10.7

DSC-9036/4
1

10


4825771 0016201 01T

PIN CONFIGURATIONS



DIP
TOP VIEW

2562 drw 03a



PLCC
TOP VIEW

2562 drw 03b

PIN DESCRIPTIONS

Pin Name	IO	Description
D0 – D15	I	Sixteen-bit data input port.
Y0 – Y15	O	Sixteen-bit data output port.
I0 – I3	I	Four control pins to select the register operation performed.
SEL0 – SEL2	I	Three control pins to select the register appearing at the output.
CLK	I	Clock input.
CEN	I	Clock enable control pin. When this pin is low, the instruction I0–I3 is performed on the registers. When high, no register operation occurs.
OE	I	Output enable control pin. When this pin is high, the output port Y is in a high impedance state. When low, the output port Y is active.
Vcc		Power supply pin, 5V.
GND		Ground pins, 0V.

2562 tbi 01

IDT73200 OUTPUT SELECTION

SEL2	SEL1	SEL0	Y Output
0	0	0	A → Y0 – Y15
0	0	1	B → Y0 – Y15
0	1	0	C → Y0 – Y15
0	1	1	D → Y0 – Y15
1	0	0	E → Y0 – Y15
1	0	1	F → Y0 – Y15
1	1	0	G → Y0 – Y15
1	1	1	H → Y0 – Y15

2562 tbi 02

IDT73201 OUTPUT SELECTION

SEL2	SEL1	SEL0	Y Output
0	0	0	A → Y0 – Y15
0	0	1	B → Y0 – Y15
0	1	0	C → Y0 – Y15
0	1	1	D → Y0 – Y15
1	0	0	E → Y0 – Y15
1	0	1	F → Y0 – Y15
1	1	0	G → Y0 – Y15
1	1	1	D0 – D15 → Y0 – Y15

2562 tbi 03

IDT73200 INSTRUCTION TABLE

I3	I2	I1	I0	Mnemonic	Function	Pipeline Levels
0	0	0	0	LDA	D0 - D15 → A	1
0	0	0	1	LDB	D0 - D15 → B	1
0	0	1	0	LDC	D0 - D15 → C	1
0	0	1	1	LDD	D0 - D15 → D	1
0	1	0	0	LDE	D0 - D15 → E	1
0	1	0	1	LDF	D0 - D15 → F	1
0	1	1	0	LDG	D0 - D15 → G	1
0	1	1	1	LDH	D0 - D15 → H	1
1	0	0	0	LSHAH	D0 - D15 → A → B → C → D → E → F → G → H	8
1	0	0	1	LSHAD	D0 - D15 → A → B → C → D	4
1	0	1	0	LSHEH	D0 - D15 → E → F → G → H	4
1	0	1	1	LSHAB	D0 - D15 → A → B	2
1	1	0	0	LSHCD	D0 - D15 → C → D	2
1	1	0	1	LSHEF	D0 - D15 → E → F	2
1	1	1	0	LSHGH	D0 - D15 → G → H	2
1	1	1	1	HOLD	Hold All Registers	—


2562 tbl 04

IDT73201 INSTRUCTION TABLE


I3	I2	I1	I0	Mnemonic	Function	Pipeline Levels
0	0	0	0	LDA	D0 - D15 → A	1
0	0	0	1	LDB	D0 - D15 → B	1
0	0	1	0	LDC	D0 - D15 → C	1
0	0	1	1	LDD	D0 - D15 → D	1
0	1	0	0	LDE	D0 - D15 → E	1
0	1	0	1	LDF	D0 - D15 → F	1
0	1	1	0	LDG	D0 - D15 → G	1
0	1	1	1	HOLD	Hold All Registers	—
1	0	0	0	LSHAG	D0 - D15 → A → B → C → D → E → F → G	7
1	0	0	1	LSHAD	D0 - D15 → A → B → C → D	4
1	0	1	0	LSHEG	D0 - D15 → E → F → G	3
1	0	1	1	LSHAB	D0 - D15 → A → B	2
1	1	0	0	LSHCD	D0 - D15 → C → D	2
1	1	0	1	LSHEF	D0 - D15 → E → F	2
1	1	1	0	LDG	D0 - D15 → G	1
1	1	1	1	HOLD	Hold All Registers	—

2562 tbl 05

IDT73200 PIPELINE CONFIGURATIONS



IDT73201 PIPELINE CONFIGURATIONS



2562 drw 04

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{CC}	Power Supply Voltage	-0.5 to +7.0	-0.5 to +7.0	V
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to V _{CC} + 0.5	-0.5 to V _{CC} + 0.5	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +155	°C
I _{OUT}	DC Output Current	50	50	mA

NOTE:

2562 tbl 06

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	12	pF

NOTE:

2562 tbl 07

- This parameter is sampled at initial characterization and is not 100% tested.

DC ELECTRICAL CHARACTERISTICS

Commercial: $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$; Military: $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max	Unit
V_{IH}	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0	—	V
V_{IL}	Input LOW Voltage	Guaranteed Logic LOW Level		—	0.8	V
I_{IH}	Input HIGH Current	$V_{CC} = \text{Max.}$	$V_I = V_{CC}$	—	± 1	μA
I_{IL}	Input LOW Current		$V_I = \text{GND}$	—	± 1	
I_{OZH}	High Impedance Output Current (3-State Output pins)	$V_{CC} = \text{Max.}$	$V_O = V_{CC}$	—	± 1	μA
I_{OL}			$V_O = \text{GND}$	—	± 1	
I_{OS}	Short Circuit Current	$V_{CC} = \text{Max.}^{(2)}$, $V_O = \text{GND}$		-20	-200	mA
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}$, $V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -6\text{mA MIL.}$ $I_{OH} = -8\text{mA COM'L.}$	2.4	—	V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min.}$, $V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 12\text{mA MIL.}$ $I_{OL} = 16\text{mA COM'L.}$	—	0.4	V

NOTES:

2562 tbl 08

- For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the application device type.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
I_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} = V_{CC}$ or GND		—	2	10	mA
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs High	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4\text{V}^{(3)}$		—	0.5	1.5	mA/input
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Disabled One Bit Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	0.10	0.20	mA/MHz
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Disabled $f_{CP} = 10\text{MHz}$ One Bit Toggling $f_i = 5\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	3.0	12.0 ⁽⁵⁾	mA
			$V_{IN} = 3.4\text{V}$ $V_{IN} = \text{GND}$	—	3.5	13.5	

NOTES:

2562 tbl 09

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0\text{V}$, $+25^{\circ}\text{C}$ ambient.
- Per TTL driven input ($V_{IN} = 3.4\text{V}$). All other inputs at V_{CC} or GND .
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} \text{ DHNT} + I_{CCD} (f_{CP}/2 + f_i N_i)$
 $I_{CC} = \text{Quiescent Current (} I_{CC1}, I_{CC2} \text{ and } I_{CCZ} \text{)}$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input (} V_{IN} = 3.4\text{V)}$
 $\text{DH} = \text{Duty Cycle for TTL Inputs High}$
 $N_i = \text{Number of TTL Inputs at DH}$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $f_i = \text{Input Frequency}$
 $N_i = \text{Number of Inputs at } f_i$

AC ELECTRICAL CHARACTERISTICS

Commerical: TA = 0°C to +70°C, Vcc = 5V ±5%; Military: TA = -55°C to +125°C, Vcc = 5V ±10%

Parameter	Commercial						Military						Unit
	73200L10 73201L10		73200L12 73201L12		73200L15 73201L15		73200L12 73201L12		73200L15 73201L15		73200L20 73201L20		
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CLK to Y ₀ –Y ₁₅ Propagation Delay ⁽²⁾	2.5	10	2.5	12	2.5	15	2.5	12	2.5	15	2.5	20	ns
SEL ₀ –SEL ₂ to Y ₀ –Y ₁₅ Propagation Delay ⁽²⁾	2.5	10	2.5	12	2.5	15	2.5	12	2.5	15	2.5	20	ns
D ₀ –D ₁₅ to CLK Set-up Time	3	—	3	—	4	—	3	—	4	—	5	—	ns
D ₀ –D ₁₅ to CLK Hold Time	0	—	1	—	2	—	1	—	2	—	3	—	ns
I ₀ –I ₃ to CLK Set-up Time	3	—	4	—	5	—	4	—	5	—	6	—	ns
I ₀ –I ₃ to CLK Hold Time	1.5	—	2	—	2	—	2	—	2	—	3	—	ns
CEN to CLK Set-up Time	3	—	4	—	5	—	4	—	5	—	6	—	ns
CEN to CLK Hold Time	1.5	—	4	—	5	—	4	—	5	—	6	—	ns
OE Enable Time	—	7	—	9	—	10	—	9	—	10	—	13	ns
OE Disable Time	—	6	—	8	—	9	—	8	—	9	—	13	ns
CLK Pulse Width HIGH ⁽³⁾	5	—	5	—	5	—	5	—	5	—	6	—	ns
CLK Pulse Width LOW ⁽³⁾	5	—	5	—	5	—	5	—	5	—	6	—	ns
CLK Period	10	—	12	—	15	—	12	—	15	—	20	—	ns
Data In to Data Out ^(1,2) Flowthrough Prop. Delay	2.5	10	2.5	12	2.5	15	2.5	12	2.5	15	2.5	20	ns


NOTES:

1. 73201 only.
2. Minimum propagation delays are guaranteed, but not production tested.
3. Minimum pulse widths are guaranteed, but not production tested.

2582 (b) 10

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS




SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

DEFINITIONS:
CL= Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY




ENABLE AND DISABLE TIMES



- NOTES:**
- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
 - 2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tr ≤ 2.5ns; tr ≤ 2.5ns

ORDERING INFORMATION



2562 drw 10