



Integrated Device Technology, Inc.

FAST CMOS OCTAL REGISTER TRANSCEIVER WITH PARITY


PRELIMINARY
IDT73210/A/B
IDT73211/A/B

FEATURES

- Two bidirectional 9-bit I/O ports
- Available in standard, A, and B speed grades
- High output drive capability: 64mA (Com'I), 48mA (Mil)
- Low CMOS power: 0.1mW typical
- Parity Generation/Checking in both directions with polarity control for A-to-B direction

- 73210/211 Single-level pipeline register from Port A to Port B
- 73210 Two level pipeline register from Port B to Port A
- 73211 Single level pipeline register from Port B to Port A
- Military product compliant to MIL-STD-883, Class B
- Available in 32-pin sidebrase DIP and surface mount 32-pin SOJ packages

IDT73210 FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1994

©1994 Integrated Device Technology, Inc.


10.8

DSC-9035/3
1

■ 4825771 0016209 300 ■

10

IDT73211 FUNCTIONAL BLOCK DIAGRAM



2594 drw 1b

DESCRIPTION

The IDT73210/211 Octal Register Transceivers with parity, are designed for high performance systems requiring bidirectional data transfer between two busses with parity support. These transceivers are offered in several speed grades to support data transfer in systems with up to 40 MHz data rates. The output buffers have high drive capability for high capacitance driving and low impedance line driving.

The IDT73210/211 Register Transceivers provide Even/Odd parity generation from Port A to Port B and Even parity generation from Port B to Port A. Even parity checking with ERROR flag is provided in both directions. The Even/Odd parity and Generate/Check options can be dynamically reconfigured.

The IDT73210/211 can be used as an interface between a cache memory and the main memory in any RISC or CISC microprocessor system. The pipelining feature makes these devices ideal for use as Read/Write buffers. They can also be used as high speed general purpose registers in any parity based system. In this application, the IDT73210/211 replace the equivalent of an FCT52 Bidirectional Register and two F280 parity generator/checker devices.

DETAILED FUNCTIONAL DESCRIPTION

Port A to Port B Path (IDT73210 and IDT73211) is comprised of a register (X), an even/odd parity generator and an even parity checker. The input data is on the A0-8 lines. When \overline{AEN} is low, A0-8 is latched into Register X on the low-to-high CP transition. Even parity of the latched data is checked. If PERRA goes high, a parity error has occurred. A new parity bit, B8, is generated. The output data bus is B0-8 and is enabled when \overline{BOE} is low.

Port B to Port A Path (IDT73210) is comprised of a latch (W), two registers (Y and Z), an even parity generator/checker and a parity bit latch complementor. The input data bus is on the B0-8 lines.

When SEL is high, the incoming data is latched into Latch W. When LE is high, Latch W is transparent; when LE is low, Latch W is closed. The parity bit, B8, can be complemented by the POLARITY pin. If POLARITY is low, the parity sense remains the same. If POLARITY is high, the parity sense is complemented. Parity is not generated in this path. Even parity of latched data is checked. If PERRB goes high, a parity

error has occurred. When \overline{BEN} is low, W0-8 is latched into Register Z on the low-to-high CP transition. The previous contents are held in Register Z if \overline{BEN} is high or if there is no low-to-high CP transition. The output data bus is A0-8 and is enabled when \overline{AOE} is low. When SEL is high, there is only a one clock cycle latency.

When SEL is low, the incoming data is latched into Register Y on the low-to-high CP transition, when \overline{BEN} is low. Even parity of the registered data is checked. If PERRB goes high, a parity error has occurred. Even parity (QY8) is generated on the contents in Register Y. When \overline{BEN} is low, the contents of register Y are transferred to Register Z on the low-to-high CP transition. When \overline{BOE} is low, the content of Register Z is made available at output Port A. When SEL is low, there is a two clock cycle latency.


Port B to Port A Path (IDT73211) is comprised of latch (W), latch (Y), register (Z), an even parity generator/checker and a parity bit latch complementor. The input data bus is on the B0-8 lines.

When SEL is high, the incoming data is latched into Latch W. When LE is high, Latch W is transparent; when LE is low, Latch W is closed. The parity bit, B8, can be complemented by the POLARITY pin. If POLARITY is low, the parity sense remains the same. If POLARITY is high, the parity sense is complemented. Parity is not generated in this path. Even parity of latched data is checked. If PERRB goes high, a parity error has occurred. When \overline{BEN} is low, W0-8 is latched into Register Z on the low-to-high CP transition. The previous contents are held in Register Z if \overline{BEN} is high or if there is no low-to-high CP transition. The output data bus is A0-8 and is enabled when \overline{AOE} is low. When SEL is high, there is only a one clock cycle latency.

When SEL is low, the incoming data is latched into Latch Y when LE is high. Latch Y is closed when LE is low. Even parity of latched data is checked. If PERRB goes high, a parity error has occurred. Even parity (Y8) is generated on the contents in Latch Y. When \overline{BEN} is low, the contents of Latch Y are transferred to Register Z on the low-to-high CP transition. When \overline{BOE} is low, the content of Register Z is made available at output Port A. When SEL is low, there is a one clock cycle latency.

The power pins are Vcc and GND0-2. GND0 is internal quiet ground, GND1 is Port B ground and GND2 is Port A ground.

PIN CONFIGURATIONS⁽¹⁾



2594 drw 02

DIP/SOJ
TOP VIEW

NOTE:

1. GND0 is internal quiet ground
GND1 is B Port ground
GND2 is A Port ground

PIN DESCRIPTIONS

Pin Name	I/O	Description
A0-8	I/O	Data Port A.
AEN	I	Clock enable (active low) for the register X.
AOE	I	3-state output enable for Port A.
B0-8	I/O	Data Port B.
BEN	I	Clock enable (active low) for the registers Y and Z.
BOE	I	3-state output enable for Port B.
LE	I	Latch enable input for Latch Y/Latch W of Port B. The Latch Y/Latch W is open when LE is high. Data is latched on the high-to-low transition of LE.
SEL	I	Input selection for Port B. SEL = 0 Register Y (73210); SEL = 1 Latch W SEL = 0 Latch Y (73211);
POLARITY	I	Polarity selection input. <div> Polarity <div> A to B Direction <div> 0 EVEN 1 ODD </div> </div> B to A Direction <div> Pass Parity Complement Parity </div> </div>
PERRA	O	Parity output error for Port A.
PERRB	O	Parity output error for Port B.
CP	I	Input clock.
Vcc		+5 volts.
GND0-2		Ground.

2594 tbi 01

OPERATING MODES SUMMARY

IDT73210/11 A TO B DIRECTION, SEL = X

Input	Reg. X	PERRA	Output	
			(Bs)	B0-8
A0-8	A0-8 → QX0-8 (CP = Lo to Hi) (AEN = 0)	Result of even parity check	Even/odd parity bit Bs = POLARITY XOR Even parity generate from QX0-7	QX0-8 → B0-8 (BOE = 0)

2594 tbl 02

IDT73210/1 B TO A DIRECTION WHEN SEL :: 1

Input	Latch W	PERRB	Reg. Z		Output	
			(QZs)	QZ0-8	(As)	A0-8
B0-8	B0-8 → W0-8 (LE = 1)	Result of even parity check	Bit complemented by POLARITY (Even/odd parity translation)	W0-8 → QZ0-8 (CP = Lo to Hi) (BEN = 0)	As = POLARITY XOR Ws	QZ0-8 → A0-8 (AOE = 0)

2594 tbl 03

IDT73210 B TO A DIRECTION WHEN SEL = 0


Input	Reg. Y	PERRB	Reg. Z		Output	
			(QZs)	QZ0-8	(As)	A0-8
B0-8	B0-8 → QY0-8 (CP = Lo to Hi) (BEN = 0)	Result of even parity check	Even parity generated bit	QY0-8 → QZ0-8 (CP = Lo to Hi) (BEN = 0)	As = Even parity generated from QY0-7	QZ0-8 → A0-8 (AOE = 0)

2594 tbl 04

IDT73211 B TO A DIRECTION WHEN SEL = 0

Input	Latch Y	PERRB	Reg. Z		Output	
			(QZs)	QZ0-8	(As)	A0-8
B0-8	B0-8 → Y0-8 (LE = 1)	Result of even parity check	Even parity generated bit	Y0-8 → QZ0-8 (CP = Lo to Hi) (BEN = 0)	As = Even parity generated from Y0-7	QZ0-8 → A0-8 (AOE = 0)

2594 tbl 05



2594 drw 04

Figure 1. R3000 System with No Parity Support in Main Memory




Figure 2. R3000 System with Parity Support in Main Memory




Figure 3. Read and Write Buffers Using Eight IDT73210/11

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
V _{TERM}	Terminal Voltage with Respect to Ground	-0.5 to V _{CC} + 0.5	-0.5 to V _{CC} + 0.5	V
V _{CC}	Power Supply Voltage	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	1.2	1.5	W
I _{OUT}	Total Output Current	200	250	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	pF
C _{I/O}	Input - Output Capacitance	V _{OUT} = 0V	7	pF

NOTE:

1. This parameter is not production tested.

2594 tbl 07

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

The following conditions apply unless otherwise specified:

Commercial: TA = 0°C to +70°C, VCC = 5.0V ± 5%; Military: TA = -55°C to +125°C, VCC = 5.0V ± 10%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max. V _I = 2.7V	Except I/O I/O pins	—	—	10 20	μA
I _{IL}	Input LOW Current	V _{CC} = Max. V _I = 0.5V	Except I/O I/O pins	—	—	-10 -20	μA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _N = -18mA		—	-0.7	-1.2	V
I _{OS}	Short Circuit Current	V _{CC} = Max. ⁽³⁾ , V _O = GND	PERRA, PERRB A0-8, B0-8	-30 -20	—	-150 -75	mA
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -12mA MIL. I _{OH} = -15mA COM'L.	2.4	3.3	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	A0-8 B0-8 I _{OL} = 48mA MIL. I _{OL} = 64mA COM'L.	—	0.3	0.55	V
		V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	PERRA PERRB I _{OL} = 20mA MIL. I _{OL} = 24mA COM'L.				
V _H	Input Hysteresis for CP only	V _{CC} = 5V		—	200	—	mV

- NOTES:**
- For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
 - Typical values are at V_{CC} = 5.0V, +25°C ambient, not production tested.
 - Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed 100 millisecond.

2594 tbi 09

POWER SUPPLY CHARACTERISTICS

Commercial: TA = 0°C to +70°C, VCC = 5.0V ± 5%; Military: TA = -55°C to +125°C, VCC = 5.0V ± 10%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
I _{CCQC}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC}		—	0.02	2.0	mA
I _{CCQT}	Quiescent Power Supply Current TTL Inputs HIGH	V _{CC} = Max. V _{IN} = 3.4 ⁽³⁾	COM'L. MIL.	—	0.3 0.3	1.0 1.5	mA/ Input
I _{CCD}	Dynamic Power Supply Current ⁽³⁾	V _{CC} = Max. Outputs Disabled One input toggling 50% Duty Cycle	V _{IN} = V _{CC} or GND	—	0.25	0.50	mA/ MHz/ Input
I _C	Dynamic Power Supply Current ⁽⁴⁾	V _{CC} = Max. Outputs Disabled f _{CP} = 10 MHz 50% Duty Cycle f _i = 5 MHz	V _{IN} = V _{CC} or GND	—	18	30	mA

- NOTES:**
- For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
 - Typical values are at V_{CC} = 5.0V, +25°C ambient.
 - This parameter is not directly testable but is derived for use in the total power supply calculation.

4. I_C = I_{CCQC} + I_{CCQT} DH_{NT} + I_{CCD} (f_{CP}/2 + f_iN_i)
I_C = I_{CCQC} + I_{CCQT} DH_{NT} + I_{CCD} (f_{CP}/2 + f_iN_i)
I_{CCQC} = Quiescent Current
I_{CCQT} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
I_{CCD} = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
f_i = Input frequency
N_i = Number of Inputs at f_i
f_{CP} = Clock frequency for register devices (zero for non-register devices)
All currents are in milliamps and all frequencies are in megahertz.

2594 tbi 08

10

SWITCHING CHARACTERISTICS OVER OPERATING RANGE⁽¹⁾

Commercial: TA = 0°C to +70°C; VCC = 5V ± 5%

Military: TA = -55°C to +125°C; VCC = 5V ± 10%,

CL = 50pF; RL = 500Ω

Parameter	Description	IDT73210/11				IDT73210A/11A				IDT73210B/11B				Unit
		Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
tPHL tPLH	Propagation Delay Clock to A0-s (AOE = Low)	2.0	9.0	2.0	11.0	2.0	7.2	2.0	9.0	2.0	6.0	2.0	7.5	ns
tPHL tPLH	Propagation Del Clock to B0-s (BOE = Low)	2.0	10.5	2.0	12.0	2.0	9.0	2.0	10.5	2.0	7.5	2.0	9.0	ns
tPHL tPLH	Propagation Delay CP to PERRA, PERRB	2.0	10.5	2.0	12.0	2.0	9.0	2.0	10.5	2.0	7.5	2.0	9.0	ns
tPHL tPLH	Propagation Delay POLARITY to Ba	2.0	9.5	2.0	11.0	2.0	8.5	2.0	9.5	2.0	7.0	2.0	8.5	ns
tPHL tPLH	Propagation Delay B0-s to PERRB LE = High	2.0	10.0	2.0	11.5	2.0	9.0	2.0	10.0	2.0	7.5	2.0	9.0	ns
ts	Set-up Time A0-s, B0-s (Reg Y-73210 only), POLARITY, SEL to CP	3.5	—	3.5	—	3.0	—	3.5	—	2.5	—	3.0	—	ns
th	Hold Time to CP	1.0	—	1.5	—	1.0	—	1.5	—	1.0	—	1.5	—	ns
	A0-s, B0-s (Reg Y-73210 only) POLARITY, SEL	1.5	—	2.0	—	1.5	—	2.0	—	1.5	—	2.0	—	ns
ts	Set-up Time AEN, BEN to CP	3.5	—	3.5	—	3.0	—	3.5	—	2.5	—	3.0	—	ns
th	Hold Time AEN, BEN to CP	1.5	—	2.0	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
ts	Set-up Time B0-s to LE	3.5	—	3.5	—	3.0	—	3.5	—	2.5	—	3.0	—	ns
th	Hold Time B0-s to LE	1.5	—	2.0	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
ts	Set-up Time B0-s to CP (Reg Z); LE = High	4.5	—	5.0	—	3.5	—	4.5	—	3.0	—	3.5	—	ns
th	Hold Time B0-s to CP (Reg Z); LE = High	1.5	—	3.0	—	1.5	—	2.5	—	1.5	—	2.0	—	ns
tpZH tpZL	Output Enable Time AOE to A0-s, BOE to B0-s	2.0	8.0	2.0	10.0	2.0	7.0	2.0	8.0	2.0	6.0	2.0	7.0	ns
tpHZ tpLZ	Output Disable Time AOE to A0-s, BOE to B0-s	2.0	7.5	2.0	9.0	1.5	7.0	1.5	7.5	1.5	6.0	1.5	6.5	ns
tpWH tpWL	Clock Pulse Width High ⁽²⁾ Clock Pulse Width Low ⁽²⁾	5.0	—	5.0	—	5.0	—	5.0	—	5.0	—	5.0	—	ns
		5.0	—	5.0	—	5.0	—	5.0	—	5.0	—	5.0	—	ns


NOTES:

1. All minimum limits for propagation delays are guaranteed but not tested.
2. This parameter is guaranteed but not tested.

2594 tbi 10

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



2594 drw 09

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance; includes jig and probe capacitance.

RT = Termination resistance; should be equal to ZOUT of the Pulse Generator.


2594 lmk 13

SET-UP, HOLD AND RELEASE TIMES




2594 drw 10

PULSE WIDTH




2594 drw 11

PROPAGATION DELAY



2594 drw 12

ENABLE AND DISABLE TIMES




2594 drw 13

NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_r \leq 2.5\text{ns}$; $t_f \leq 2.5\text{ns}$

ORDERING INFORMATION



2594 drw 14