


FAST CMOS OCTAL REGISTER TRANSCEIVER WITH PARITY

PRELIMINARY IDT73210/A/B IDT73211/A/B

FEATURES

- Two bidirectional 9-bit I/O ports
- · Available in standard, A, and B speed grades
- High output drive capability: 64mA (Com'l), 48mA (Mil)
- Low CMOS power: 0.1mW typical
- Parity Generation/Checking in both directions with polarity control for A-to-B direction
- 73210/211 Single-level pipeline register from Port A to Port B
- 73210 Two level pipeline register from Port B to Port A
- 73211 Single level pipeline register from Port B to Port A
- Military product compliant to MIL-STD-883, Class B
 Available in 32-pin sidebraze DIP and surface mount 32-pin SOJ packages

IDT73210 FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1994


DSC-9035/3

©1994 Integrated Device Technology, Inc.

10.8

4825771 0016209 300

IDT73211 FUNCTIONAL BLOCK DIAGRAM



10.8

- 2

DESCRIPTION

The IDT73210/211 Octal Register Transceivers with parity, are designed for high performance systems requiring bidirectional data transfer between two busses with parity support. These transceivers are offered in several speed grades to support data transfer in systems with up to 40 MHz data rates. The output buffers have high drive capability for high capacitance driving and low impedence line driving.

The IDT73210/211 Register Transceivers provide Even/Odd parity generation from Port A to Port B and Even parity generation from Port B to Port A. Even parity checking with ERROR flag is provided in both directions. The Even/Odd parity and Generate/Check options can be dynamically reconfigured.

The IDT73210/211 can be used as an interface between a cache memory and the main memory in any RISC or CISC microprocessor system. The pipelining feature makes these devices ideal for use as Read/Write buffers. They can also be used as high speed general purpose registers in any parity based system. In this application, the IDT73210/211 replace the equivalent of an FCT52 Bidirectional Register and two F280 parity generator/checker devices.

DETAILED FUNCTIONAL DESCRIPTION

Port A to Port B Path (IDT73210 and IDT73211) is comprised of a register (X), an even/odd parity generator and an even parity checker. The input data is on the Ao-8 lines. When \overline{AEN} is low, Ao-8 is latched into Register X on the low-to-high CP transition. Even parity of the latched data is checked. If PERRA goes high, a parity error has occurred. A new parity bit, Bs, is generated. The output data bus is Bo-8 and is enabled when \overline{BOE} is low.

Port B to Port A Path (IDT73210) is comprised of a latch (W), two registers (Y and Z), an even parity generator/checker and a parity bit latch complementor. The input data bus is on the Bo-s lines.

When SEL is high, the incoming data is latched into Latch W. When LE is high, Latch W is transparent; when LE is low, Latch W is closed. The parity bit, Bs, can be complemented by the POLARITY pin. If POLARITY is low, the parity sense remains the same. If POLARITY is high, the parity sense is complemented. Parity is not generated in this path. Even parity of latched data is checked. If PERRB goes high, a parity

error has occurred. When BEN is low, Wo-8 is latched into Register Z on the low-to-high CP transition. The previous contents are held in Register Z if BEN is high or if there is no low-to-high CP transition. The output data bus is Ao-8 and is enabled when AOE is low. When SEL is high, there is only a one clock cycle latency.

When SEL is low, the incoming data is latched into Register Y on the low-to-high CP transition, when BEN is low. Even parity of the registered data is checked. If PERRB goes high, a parity error has occurred. Even parity (QYs) is generated on the contents in Register Y. When BEN is low, the contents of register Y are transferred to Register Z on the low-to-high CP transition. When BOE is low, the content of Register Z is made available at output Port A. When SEL is low, there is a two clock cycle latency.

Port B to Port A Path (IDT73211) is comprised of latch (W), latch (Y), register (Z), an even parity generator/checker and a parity bit latch complementor. The input data bus is on the Bo-s lines.

When SEL is high, the incoming data is latched into Latch W. When LE is high, Latch W is transparent; when LE is low, Latch W is closed. The parity bit, Bs, can be complemented by the POLARITY pin. If POLARITY is low, the parity sense remains the same. If POLARITY is high, the parity sense is complemented. Parity is not generated in this path. Even parity of latched data is checked. If PERRB goes high, a parity error has occurred. When BEN is low, Wo-s is latched into Register Z on the low-to-high CP transition. The previous contents are held in Register Z if BEN is high or if there is no low-to-high CP transition. The output data bus is Ao-s and is enabled when AOE is low. When SEL is high, there is only a one clock cycle latency.

When SEL is low, the incoming data is latched into Latch Y when LE is high. Latch Y is closed when LE is low. Even parity of latched data is checked. If PERRB goes high, a parity error has occurred. Even parity (Ys) is generated on the contents in Latch Y. When BEN is low, the contents of Latch Y are transferred to Register Z on the low-to-high CP transition. When BOE is low, the content of Register Z is made available at output Port A. When SEL is low, there is a one clock cycle latency.

The power pins are Vcc and GNDo-2. GNDo is internal quiet ground, GND1 is Port B ground and GND2 is Port A ground.

10

PIN CONFIGURATIONS(1)

BEN	□ 1				32		SEL
BOE	₫ 2				31		AOE
Bo	₫ 3				30	Ь	A 0
B1	₫ 4				29	Ь	A 1
B 2	₫ 5				28		A 2
Вз	₫ 6				27		Аз
B4	口 7		P32-2		26	Ь	A4
GND ₀	□ 8		C32-2	2	25	Ь	Vcc
GND ₁	₫ 9		SO32-	2	24		GND2
B5	ᆸ	0			23	Ь	A 5
B 6	₫ 1	1			22	Ь	A 6
B 7	₫ 1	2			21	Ь	A 7
B 8	₫ 1	3			20	Ь	A 8
PERRB	₫ 1	4			19	Ь	PERRA
LE	ᆸ1	5			18	Ь	AEN
CP	d 1	6			17	\vdash	POLARITY
	L					I	2594 drw 02

DIP/SOJ TOP VIEW

NOTE:

GNDo is internal quiet ground
 GND1 is B Port ground
 GND2 is A Port ground

PIN DESCRIPTIONS

Pin Name	1/0			Description				
A ₀₋₈ AEN AOE	I/O 	1	Data Port A. Clock enable (active low) for the register X. 3-state output enable for Port A.					
Bo-8 BEN BOE LE SEL	1/O 	3-state output Latch enable i on the high-to Input selection SEL = 0 Regi	Data Port B. Clock enable (active low) for the registers Y and Z. 3-state output enable for Port B. Latch enable input for Latch Y/Latch W of Port B. The Latch Y/Latch W is open when LE is high. Data is latcher on the high-to-low transition of LE. Input selection for Port B. SEL = 0 Register Y (73210); SEL = 1 Latch W SEL = 0 Latch Y (73211);					
POLARITY	1	Polarity select Polarity 0 1	tion input. A to B Direction EVEN ODD	B to A Direction Pass Parity Complement Parity				
PERRA PERRB	00		Parity output error for Port A. Parity output error for Port B.					
СР	T	Input clock.	Input clock.					
VCC GND0-2		+5 volts. Ground.		2504 thi 01				

2594 tbl 01

OPERATING MODES SUMMARY

IDT73210/11 A TO B DIRECTION, SEL = X

			Output			
Input	Reg. X	PERRA	(B8)	B0-8		
A 0–8	A0_8 → QX0_8 (CP = Lo to Hi) (AEN = 0)		Even/odd parity bit Bs = POLARITY XOR Even parity generate from QX0-7	QX0-8 → B0-8 (BOE = 0)		

2594 tbl 02

IDT73210/1 B TO A DIRECTION WHEN SEL = 1

			Reç	j. Z	Output				
Input	Latch W	PERRB	(QZ8)	QZ0-8	(A8)	A0-8			
B0-8	B0-8 → W0-8 (LE = 1)	Result of even parity check	Bit complemented by POLARITY (Even/odd parity translation)	W ₀ -8 → QZ ₀ -8 (CP = Lo to Hi) (BEN = 0)	A8 = POLARITY XOR WB	QZ0-8 → A0-8 (AOE = 0)			

2594 tbl 03

IDT73210 B TO A DIRECTION WHEN SEL = 0

			Reg.	. Z	Output				
Input	Reg. Y	PERRB	(QZ8)	QZ 0-8	(A8)	A 0–8			
B0-8	B0-8 → QY0-8 (CP = Lo to Hi) (BEN = 0)		Even parity generated bit	$QY0-8 \rightarrow QZ0-8$ $(CP = Lo to Hi)$ $(BEN = 0)$	As = Even parity generated from QY0-7	$QZ_{0-8} \rightarrow A_{0-8}$ $(\overline{AOE} = 0)$			

2594 tbl 04

IDT73211 B TO A DIRECTION WHEN SEL = 0

			Reg	. Z	Output				
input	Latch Y	PERRB	(QZ8)	QZ0-8	(A8)	A0-8			
Bo-8	B0-8 → Y0-8 (LE = 1)	Result of even parity check	Even parity generated bit	Y0-8 → QZ0-8 (CP = Lo to Hi) (BEN = 0)	As = Even parity generated from Yo-7	QZ0-8 → A0-8 (AOE = 0)			

2594 tbl 05

10




Figure 1. R3000 System with No Parity Support in Main Memory

10.8




Figure 2. R3000 System with Parity Support in Main Memory

10

10.8

7

4825771 0016215 604




Figure 3. Read and Write Buffers Using Eight IDT73210/11

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'i.	Mil.	Unit
VTERM	Terminal Voltage with Respect to Ground	-0.5 to Vcc + 0.5	-0.5 to Vcc + 0.5	٧
Vcc	Power Supply Voltage	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.2	1.5	W
Іоит	Total Output Current	200	250	mA

NOTE:

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	5	pF
Соит	Output Capacitance	Vout = 0V	7	pF
Ci/O	Input – Output Capacitance	Vout = 0V	7	ρF

NOTE:

1. This parameter is not production tested.

10.8

2594 tbl 07

4825771 0016216 540

^{1.} Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

The following conditions apply unless otherwise specified:

Commercial: TA = 0°C to +70°C, Vcc = $5.0V \pm 5\%$; Military: TA = -55°C to +125°C, Vcc = $5.0V \pm 10\%$

Symbol	Parameter		Test Cond	ditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
ViH	Input HIGH Level	Guaranteed Logic	HIGH Lev	rel	2.0	_	_	٧
VIL	Input LOW Level	Guaranteed Logic	LOW Lev	el		_	0.8	٧
lin	Input HIGH Current	Vcc = Max.	•	Except I/O	l —	_	10	μA
		VI = 2.7V		I/O pins		I —	20	
liL	Input LOW Current	Vcc = Max.		Except I/O		_	-10	μΑ
		VI = 0.5V		I/O pins	_	_	-20	
Vik	Clamp Diode Voltage	Vcc = Min., IN = -	18mA	•	<u> </u>	-0.7	-1.2	٧
los	Short Circuit Current	Vcc = Max. ⁽³⁾ , Vc	= GND	PERRA, PERRB	-30		-150	mA
				Ao-8, Bo-8	-20	_	-75	
Vон	Output HIGH Voltage	Vcc = Min.		IOH = -12mA MIL.	2.4	3.3	_	V
		VIN = VIH or VIL		IOH = -15mA COM'L.				
Vol	Output LOW Voltage	Vcc = Min.	A 0–8	IOL = 48mA MIL.	_	0.3	0.55	٧
		VIN = VIH or VIL	B0-8	IOL = 64mA COM'L.				
		Vcc = Min.	PERRA	IOL = 20mA MIL.				
		VIN = VIH OF VIL	PERRB	IOL = 24mA COM'L.				
V H	Input Hysteresis for CP only	Vcc = 5V			_	200	_	mV

NOTES:

2594 tbl 09

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient, not production tested.

 3. Not more than one output should be shorted at one time. Duration of the
- 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed 100 millisecond.

POWER SUPPLY CHARACTERISTICS

Commercial: TA = 0°C to +70°C, Vcc = $5.0V \pm 5\%$; Military: TA = -55°C to +125°C, Vcc = $5.0V \pm 10\%$

Symbol	Parameter	Test Conditions ⁽¹⁾			Typ. ⁽²⁾	Max.	Unit
lccac	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vc	:c	_	0.02	2.0	mA
lccat	Quiescent Power Supply Current	Vcc = Max.	COM'L.	_	0.3	1.0	mA/
	TTL Inputs HIGH	VIN = 3.4 ⁽³⁾	MIL.	_	0.3	1.5	Input
ICCD	Dynamic Power Supply Current ⁽³⁾	Vcc = Max. Outputs Disabled One input toggling 50% Duty Cycle	Vin = Vcc or GND	_	0.25	0.50	mA/ MHz/ Input
Ic	Dynamic Power Supply Current ⁽⁴⁾	VCC = Max. Outputs Disabled fcP = 10 MHz 50% Duty Cycle fi = 5 MHz	Vin = Vcc or GND	_	18	30	mA

NOTES:

2594 tbl 08

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
 - . This parameter is not directly testable but is derived for use in the total power supply calculation.
- 4. IC = IQUIESCENT + INPUTS + IDYNAMIC

Ic = Iccac + Iccat DHNT + Iccb (fcP/2 + fiNi)

Iccoc = Quiescent Current

ICCOT = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

Icco = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

fcp= Clock Frequency for Register Devices (Zero for Non-Register Devices)

fi = Input frequency

Ni = Number of Inputs at fi

fcp = Clock frequency for register devices (zero for non-register devices)

All currents are in milliamps and all frequencies are in megahertz.

10.8

9

■ 4825771 0016217 487 **■**

SWITCHING CHARACTERISTICS OVER OPERATING RANGE⁽¹⁾


Commercial: TA = 0° C to +70°C; Vcc = $5V \pm 5\%$ **Military:** TA = -55°C to +125°C; Vcc = 5V \pm 10%, CL = 50pF; RL = 500 Ω

			IDT73210/1				IDT73210A/11A			IDT73210B/11B				ĺ	
			Co	m'l.	N	lil.	Co	m'l.	М	il.	Co	m'l.	М	ii.	
Parameter		Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
tPHL tPLH		Propagation Delay Clock to A0-8 (AOE = Low)			2.0	11.0	2.0	7.2	2.0	9.0	2.0	6.0	2.0	7.5	ns
tPHL tPLH	Propagation Clock to Bo	n Del -8 (BOE = Low)	2.0	10.5	2.0	12.0	2.0	9.0	2.0	10.5	2.0	7.5	2.0	9.0	пѕ
tPHL tPLH	Propagation CP to PERI	n Delay RA, PERRB	2.0	10.5	2.0	12.0	2.0	9.0	2.0	10.5	2.0	7.5	2.0	9.0	ns
tPHL tPLH	Propagation POLARITY		2.0	9.5	2.0	11.0	2.0	8.5	2.0	9.5	2.0	7.0	2.0	8.5	ns
tPHL tPLH	Propagation Delay Bo-e to PERRB LE = High		2.0	10.0	2.0	11.5	2.0	9.0	2.0	10.0	2.0	7.5	2.0	9.0	ns
ts	Set-up Time Ao-a, Bo-a (Reg Y-73210 only), POLARITY, SEL to CP		3.5		3.5	_	3.0	_	3.5	_	2.5	_	3.0	_	ns
tн	Hold Time to CP	Ao-a, Bo-a (Reg Y-73210 only) POLARITY, SEL	1.0 1.5	_	1.5 2.0	=	1.0 1.5	=	1.5 2.0	=	1.0 1.5	_	1.5 2.0	=	ns ns
ts	Set-up Time AEN, BEN to CP		3.5	-	3.5	-	3.0	_	3.5	_	2.5	_	3.0	_	ns
tH	Hold Time AEN, BEN	to CP	1.5	_	2.0	-	1.5	-	1.5	_	1.5	_	1.5	_	ns
ts	Set-up Time Bo-s to LE	9	3.5	_	3.5	_	3.0	-	3.5	_	2.5		3.0	_	лѕ
tн	Hold Time Bo-s to LE		1.5	_	2.0	_	1.5	_	1.5	-	1.5	_	1.5	_	ns
ts	Set-up Time Bo-a to CP	e (Reg Z); LE = High	4.5	_	5.0	_	3.5	-	4.5	-	3.0	1	3.5	-	ns
tH	Hold Time Bo-8 to CP	(Reg Z); LE = High	1.5	-	3.0	-	1.5	_	2.5	-	1.5	-	2.0		ns
tpzh tpzl	Output Enable Time AOE to Ao-8, BOE to Bo-8		2.0	8.0	2.0	10.0	2.0	7.0	2.0	8.0	2.0	6.0	2.0	7.0	ns
tPHZ tPLZ	Output Disable Time AOE to Ao-8, BOE to Bo-8		2.0	7.5	2.0	9.0	1.5	7.0	1.5	7.5	1.5	6.0	1.5	6.5	ns
tPWH tPWL	Clock Pulse Width High ⁽²⁾ Clock Pulse Width Low ⁽²⁾		5.0 5.0	=	5.0 5.0	_	5.0 5.0	_	5.0 5.0	_	5.0 5.0	_	5.0 5.0	_	ns ns

1. All minimum limits for propagation delays are guaranteed but not tested.

2. This parameter is guaranteed but not tested.

TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS




SWITCH POSITION

Test	Switch
Open Drain Disable Low	Closed
Enable Low	
All Other Tests	Open
DEFINITIONS:	2594 ink 13


DEFINITIONS:CL= Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES



NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tr \leq 2.5ns; tr \leq 2.5ns

11

4825771 0016219 25T ■

10.8

ORDERING INFORMATION

