



3.3V CMOS 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH162260

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{SK(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP,
and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to $+85^\circ\text{C}$
- $V_{CC} = 3.3V \pm 0.3V$, Normal Range
- $V_{CC} = 2.7V$ to $3.6V$, Extended Range
- $V_{CC} = 2.5V \pm 0.2V$
- CMOS power levels ($0.4\mu\text{W}$ typ. static)
- Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCH162260:

- High Output Drivers: $\pm 24\text{mA}$ (A port)
- Balanced Output Drivers: $\pm 12\text{mA}$ (B port)

APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

DESCRIPTION:

This multiplexed D-type latch is built using advanced dual metal CMOS technology. The ALVCH162260 is used in applications in which two


separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or bus-interface applications. This device also is useful in memory-interleaving applications.

Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output-enable ($\overline{OE1B}$, $\overline{OE2B}$, and \overline{OEA}) inputs control the bus transceiver functions. The $\overline{OE1B}$ and $\overline{OE2B}$ control signals also allow bank control in the A-to-B direction. Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

The ALVCH162260 has series resistors in the device output structure of the "B" port which will significantly reduce line noise when used with light loads. This driver has been designed to drive $\pm 12\text{mA}$ at the designated threshold levels. The "A" port has a $\pm 24\text{mA}$ driver.

The ALVCH162260 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

Functional Block Diagram



EXTENDED COMMERCIAL TEMPERATURE RANGE

MARCH 1999

PIN CONFIGURATION

OE _A	1	56	OE _B
LE1B	2	55	LEA2B
2B ₃	3	54	2B ₄
GND	4	53	GND
2B ₂	5	52	2B ₅
2B ₁	6	51	2B ₆
V _{CC}	7	50	V _{CC}
A ₁	8	49	2B ₇
A ₂	9	48	2B ₈
A ₃	10	47	2B ₉
GND	11	46	GND
A ₄	12	45	2B ₁₀
A ₅	13	SO56-1	2B ₁₁
		SO56-2	
A ₆	14	SO56-3	2B ₁₂
A ₇	15	42	1B ₁₂
A ₈	16	41	1B ₁₁
A ₉	17	40	1B ₁₀
GND	18	39	GND
A ₁₀	19	38	1B ₉
A ₁₁	20	37	1B ₈
A ₁₂	21	36	1B ₇
V _{CC}	22	35	V _{CC}
1B ₁	23	34	1B ₆
1B ₂	24	33	1B ₅
GND	25	32	GND
1B ₃	26	31	1B ₄
LE2B	27	30	LEA1B
SEL	28	29	OE1B

SSOP/
TSSOP/TVSOP
TOP VIEW

ABSOLUTE MAXIMUM RATING (1)

Symbol	Description	Max.	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	- 0.5 to + 4.6	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	- 0.5 to V _{CC} + 0.5	V
T _{STG}	Storage Temperature	- 65 to + 150	°C
I _{OUT}	DC Output Current	- 50 to + 50	mA
I _{IK}	Continuous Clamp Current, V _I < 0 or V _I > V _{CC}	± 50	mA
I _{OK}	Continuous Clamp Current, V _O < 0	- 50	mA
I _{CC}	Continuous Current through each V _{CC} or GND	±100	mA
I _{SS}			

NEW16link

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{CC} terminals.
3. All terminals except V_{CC}.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	5	7	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	9	pF
C _{I/O}	I/O Port Capacitance	V _{IN} = 0V	7	9	pF

NOTE:

1. As applicable to the device type.

FUNCTION TABLES⁽¹⁾**B TO A (OE1B = OE2B = H)**

Inputs						Output
1B _x	2B _x	SEL	LE1B	LE2B	OE _A	A _x
H	X	H	H	X	L	H
L	X	H	H	X	L	L
X	X	H	L	X	L	A ₀ ⁽²⁾
X	H	L	X	H	L	H
X	L	L	X	H	L	L
X	X	L	X	L	L	A ₀ ⁽²⁾
X	X	X	X	X	H	Z

FUNCTION TABLES (cont'd)**A TO B (OE_A = H)**

Inputs					Outputs	
A _x	LEA1B	LEA2B	OE1B	OE2B	1B _x	2B _x
H	H	H	L	L	H	H
L	H	H	L	L	L	L
H	H	L	L	L	H	2B ₀ ⁽²⁾
L	H	L	L	L	L	2B ₀ ⁽²⁾
H	L	H	L	L	1B ₀ ⁽²⁾	H
L	L	H	L	L	1B ₀ ⁽²⁾	L
X	L	L	L	L	1B ₀ ⁽²⁾	2B ₀ ⁽²⁾
X	X	X	H	H	Z	Z
X	X	X	L	H	Active	Z
X	X	X	H	L	Z	Active
X	X	X	L	L	Active	Active

NOTES:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
2. A₀, xB₀ = Level of A or xB before the indicated steady-state input conditions were established

PIN DESCRIPTION

Pin Names	I/O	Description
A _x	I/O	Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus ⁽¹⁾
1B _x	I/O	Bidirectional Data Port 1B. Connected to the even path or even bank of memory ⁽¹⁾
2B _x	I/O	Bidirectional Data Port 2B. Connected to the odd path or odd bank of memory ⁽¹⁾
LEA1B	I	Latch Enable Input for A-1B Latch. The Latch is open when LEA1B is HIGH. Data from the A-port is latched on the HIGH to LOW transition of LEA1B
LEA2B	I	Latch Enable Input for A-2B Latch. The Latch is open when LEA2B is HIGH. Data from the A-port is latched on the HIGH to LOW transition of LEA2B
LE1B	I	Latch Enable Input for 1B-A Latch. The Latch is open when LE1B is HIGH. Data from the 1B port is latched on the HIGH to LOW transition of LE1B
LE2B	I	Latch Enable Input for 2B-A Latch. The Latch is open when LE2B is HIGH. Data from the 2B port is latched on the HIGH to LOW transition of LE2B
SEL	I	1B or 2B Path Selection. When HIGH, SEL enables data transfer from 1B Port to A Port. When LOW, SEL enables data transfer from 2B Port to A Port
OE _A	I	Output Enable for A Port (Active LOW)
OE1B	I	Output Enable for 1B Port (Active LOW)
OE2B	I	Output Enable for 2B Port (Active LOW)

NOTE:

1. These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		—	—	0.7	V
		Vcc = 2.7V to 3.6V		—	—	0.8	
I _{IH}	Input HIGH Current	Vcc = 3.6V	Vi = Vcc	—	—	± 5	µA
I _{IL}	Input LOW Current	Vcc = 3.6V	Vi = GND	—	—	± 5	
I _{OZH}	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	Vo = Vcc	—	—	± 10	µA
			Vo = GND	—	—	± 10	
V _{IK}	Clamp Diode Voltage	Vcc = 2.3V, I _{IN} = -18mA		—	-0.7	-1.2	V
V _H	Input Hysteresis	Vcc = 3.3V		—	100	—	mV
I _{CCL} I _{CCH} I _{CCZ}	Quiescent Power Supply Current	Vcc = 3.6V VIN = GND or Vcc		—	0.1	40	µA
ΔI _{CC}	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		—	—	750	µA

NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

NEW16link

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
I _{BHH} I _{BHL}	Bus-Hold Input Sustain Current	Vcc = 3.0V	Vi = 2.0V	-75	—	—	µA
			Vi = 0.8V	75	—	—	
I _{BHH} I _{BHL}	Bus-Hold Input Sustain Current	Vcc = 2.3V	Vi = 1.7V	-45	—	—	µA
			Vi = 0.7V	45	—	—	
I _{BHHO} I _{BHLO}	Bus-Hold Input Overdrive Current	Vcc = 3.6V	Vi = 0 to 3.6V	—	—	± 500	µA

NOTES:

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at Vcc = 3.3V, +25°C ambient.

NEW16link

OUTPUT DRIVE CHARACTERISTICS (A PORT)

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	Vcc = 2.3V to 3.6V	I _{OH} = -0.1mA	Vcc - 0.2	—	V
		Vcc = 2.3V	I _{OH} = -6mA	2	—	
		Vcc = 2.3V	I _{OH} = -12mA	1.7	—	
		Vcc = 2.7V		2.2	—	
		Vcc = 3.0V	I _{OH} = -24mA	2.4	—	
		Vcc = 3.0V		2	—	
VOL	Output LOW Voltage	Vcc = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		Vcc = 2.3V	I _{OL} = 6mA	—	0.4	
			I _{OL} = 12mA	—	0.7	
		Vcc = 2.7V	I _{OL} = 12mA	—	0.4	
		Vcc = 3.0V	I _{OL} = 24mA	—	0.55	

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. T_A = -40°C to +85°C.

NEW16link

OUTPUT DRIVE CHARACTERISTICS (B PORT)

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	Vcc = 2.3V to 3.6V	I _{OH} = -0.1mA	Vcc - 0.2	—	V
		Vcc = 2.3V	I _{OH} = -4mA	1.9	—	
		Vcc = 2.3V	I _{OH} = -6mA	1.7	—	
		Vcc = 2.7V	I _{OH} = -4mA	2.2	—	
			I _{OH} = -8mA	2	—	
		Vcc = 3.0V	I _{OH} = -6mA	2.4	—	
VOL	Output LOW Voltage	Vcc = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		Vcc = 2.3V	I _{OL} = 4mA	—	0.4	
			I _{OL} = 6mA	—	0.55	
		Vcc = 2.7V	I _{OL} = 4mA	—	0.4	
			I _{OL} = 8mA	—	0.6	
		Vcc = 3.0V	I _{OL} = 6mA	—	0.55	
			I _{OL} = 12mA	—	0.8	

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. T_A = -40°C to +85°C.

OPERATING CHARACTERISTICS, $T_A = 25^\circ\text{C}$

Symbol	Parameter	Test Conditions	$V_{cc} = 2.5\text{V} \pm 0.2\text{V}$	$V_{cc} = 3.3\text{V} \pm 0.3\text{V}$	Unit
			Typical	Typical	
C _{PD}	Power Dissipation Capacitance per latch Outputs enabled	$C_L = 0\text{pF}, f = 10\text{MHz}$	37	41	pF
C _{PD}	Power Dissipation Capacitance per latch Outputs disabled		4	7	

SWITCHING CHARACTERISTICS (FOR A AND B PORTS)⁽¹⁾

Symbol	Parameter	$V_{cc} = 2.5\text{V} \pm 0.2\text{V}$		$V_{cc} = 2.7\text{V}$		$V_{cc} = 3.3\text{V} \pm 0.3\text{V}$		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f _{MAX}		150	—	150	—	150	—	MHz
t _{PLH} t _{PHL}	Propagation Delay Ax to 1Bx or Ax to 2Bx	1	5.9	—	5.8	1.2	4.9	ns
t _{PLH} t _{PHL}	Propagation Delay 1Bx to Ax or 2Bx to Ax	1	5.7	—	5.1	1.2	4.3	ns
t _{PLH} t _{PHL}	Propagation Delay LEXB to Ax	1	5.6	—	5.2	1	4.4	ns
t _{PLH} t _{PHL}	Propagation Delay LEA1B to 1Bx or LEA2B to 2Bx	1	6.1	—	5.9	1	5	ns
t _{PLH} t _{PHL}	Propagation Delay SEL to Ax	1	6.9	—	6.6	1.1	5.6	ns
t _{PZH} t _{PZL}	Output Enable Time OEA to Ax	1	6.7	—	6.4	1	5.4	ns
t _{PZH} t _{PZL}	Output Enable Time OE1B to 1Bx or OE2B to 2Bx	1	7.2	—	7.1	1	6	ns
t _{PHZ} t _{PLZ}	Output Disable Time OEA to Ax	1	5.7	—	5	1.3	4.6	ns
t _{PHZ} t _{PLZ}	Output Disable Time OE1B to 1Bx or OE2B to 2Bx	1	6.2	—	5.5	1.3	5.1	ns
tsu	Set-Up Time, data before LE1B, LE2B, LEA1B, or LEA2B	1.4	—	1.1	—	1.1	—	ns
t _H	Hold Time, data after LE1B, LE2B, LEA1B, or LEA2B	1.6	—	1.9	—	1.5	—	ns
t _w	Pulse Duration, LE1B, LE2B, LEA1B, or LEA2B HIGH	3.3	—	3.3	—	3.3	—	ns
tsk(o)	Output Skew ⁽²⁾	—	—	—	—	—	500	ps

NOTES:

- See test circuits and waveforms. $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.
- Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	V _{CC(1)} = 3.3V±0.3V	V _{CC(1)} = 2.7V	V _{CC(2)} = 2.5V±0.2V	Unit
V _{LOAD}	6	6	2 x V _{CC}	V
V _{IH}	2.7	2.7	V _{CC}	V
V _T	1.5	1.5	V _{CC} /2	V
V _{LZ}	300	300	150	mV
V _{HZ}	300	300	150	mV
C _L	50	50	30	pF

NEW! 6 Link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2.5ns; t_R ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2ns; t_R ≤ 2ns.

SWITCH POSITION

Test	Switch
Open Drain	V _{LOAD}
Disable Low	
Enable Low	GND
Disable High	
Enable High	
All Other tests	Open

NEW! 6 Link

OUTPUT SKEW - t_{SK} (x)




$$t_{SK(x)} = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

ALVC Link


NOTES:

1. For t_{SK(o)} OUTPUT1 and OUTPUT2 are any two outputs.
2. For t_{SK(b)} OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY




ENABLE AND DISABLE TIMES




NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES



PULSE WIDTH



ORDERING INFORMATION

IDT	XX	ALVC	X	XX	XXX	XX	
Temp. Range		Bus-Hold		Family	Device Type	Package	
						PV	Shrink Small Outline Package (SO56-1)
						PA	Thin Shrink Small Outline Package (SO56-2)
						PF	Thin Very Small Outline Package (SO56-3)
					260	12-Bit To 24-Bit Multiplexed D-Type Latch with 3-State Outputs	
					162	Double-Density with Resistors, $\pm 24\text{mA}$ (A port) $\pm 12\text{mA}$ (B port)	
				H		Bus-Hold	
					74		-40°C to $+85^\circ\text{C}$



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:






800-345-7015 or 408-727-6116
fax: 408-492-8674
[www.idt.com*](http://www.idt.com)

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PACKAGE DIAGRAM OUTLINES

SSOP

REVISED				
DOC	REV	DESCRIPTION	DATE	APPROVED
17693	00	INITIAL RELEASE	07/15/90	A. FUNCELL
22377	01	REMOVE CHAMFER FROM PACKAGE	04/15/92	T. VU
27492	02	REDRAW TO JEDEC FORMAT	02/01/95	



SECTION A-A

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Slander Way, Santa Clara, CA 95054	
DECIMAL ANGULAR		PHONE: (408) 727-9118 FAX: (408) 492-9674 TWX: 910-338-2070	
XXX± ±		ddt	
XXXX±		KOKKE	
APPROVALS	DATE	TITLE PV PACKAGE OUTLINE .300" BODY WIDTH SSOP .025" PITCH	
DRAWN <i>ad</i>	08/15/90	SIZE	DRAWING No.
CHECKED		C	PSC-4029
			REV 02
		DO NOT SCALE DRAWING	

■ 4825771 0021981 OTO ■


112

PACKAGE DIAGRAM OUTLINES
SSOP (Continued)

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
17893	00	INITIAL RELEASE	07/15/90	A. FUNCELL
22377	01	REMOVE CHAMFER FROM PACKAGE	04/15/92	T. VU
27492	02	REDRAW TO JEDEC FORMAT	02/01/95	

DWG #			SO48-1			DWG #			SO56-1		
SYMBOL	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION		
	AA	AB	AC		AB	AC	AD		AE	AF	AI
L	MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	
A	.095	.102	.110		.095	.102	.110		.095	.102	
A1	.008	.012	.016		.008	.012	.016		.008	.012	
A2	.088	.090	.092		.088	.090	.092		.088	.090	
D	.620	.625	.630	4.5	.720	.725	.730	4.5	.720	.725	
E	.395	.405	.420	3	.395	.405	.420	3	.395	.405	
E1	.291	.295	.299	4.6	.291	.295	.299	4.6	.291	.295	
N	48				56				48		

LAND PATTERN DIMENSIONS



NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- 2 DATUMS $-A-$ AND $-B-$ TO BE DETERMINED AT DATUM PLANE $-H-$
- 3 DIMENSION E TO BE DETERMINED AT SEATING PLANE $-C-$
- 4 DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE $-H-$
- 5 DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 PER SIDE
- 6 DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .015 PER SIDE
- 7 THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND .010 FROM LEAD TIP
- 8 LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .004 IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- 9 THE CHAMFER ON THE PACKAGE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE ZONE INDICATED
- 10 ALL DIMENSIONS ARE IN INCHES
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-118, VARIATION AA & AB

	MIN	MAX	MIN	MAX
P	.450	.458	.450	.458
P1	.282	.290	.282	.290
P2	.575 BSC		.675 BSC	
X	.010	.018	.010	.018
e	.025 BSC		.025 BSC	
N	48		56	

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Sandier Way, Santa Clara, CA 95054 PHONE: (408) 727-8116 FAX: (408) 482-8874 TWX: 810-338-2070	
DECIMAL	ANGULAR		
.005	\pm		
.005			
.005			
APPROVALS		DATE	TITLE
DRAWN <i>ad</i>		06/15/90	PV PACKAGE OUTLINE
CHECKED			.30° BODY WIDTH SSOP
			.025° PITCH
SIZE		DRAWING NO.	REV
C		PSC-4029	02
DO NOT SCALE DRAWING			






■ 4825771 0021982 T37 ■

113

PACKAGE DIAGRAM OUTLINES

TSSOP

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
23757	00	INITIAL RELEASE	02/15/93	T. VU
26315	01	CHANGE DIMS A1 & A2	05/18/94	DG
25490	02	CHANGE DIM A1	07/21/94	T. VU
27494	03	REDRAW TO JEDEC FORMAT	03/06/95	



TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Sandier Way, Santa Clara, CA 95054	
DECIMAL	ANGULAR	PHONE: (408) 727-6118	FAX: (408) 492-8674
.0004	±	TITLE PA PACKAGE OUTLINE	
.0004		6.10 mm BODY WIDTH TSSOP	
.0004		50 mm PITCH	
APPROVALS	DATE	SIZE	DRAWING No.
DRAWN	01/15/93	C	PSC-4039
CHECKED			REV 03
			DO NOT SCALE DRAWING

■ 4825771 0021991 T4T ■

122

PACKAGE DIAGRAM OUTLINES

TSSOP (Continued)


DWG #			S048-2			DWG #			S056-2		
S Y M B O	JEDEC VARIATION			N O T E	JEDEC VARIATION			N O T E	JEDEC VARIATION		
	ED	EE	EE		MIN	NOM	MAX		MIN	NOM	MAX
A	—	—	1.10		—	—	1.10		—	—	1.10
A1	.05	—	.15		.05	—	.15		.05	—	.15
A2	.85	1.00	1.05		.85	1.00	1.05		.85	1.00	1.05
D	12.40	12.50	12.60	4,5	13.90	14.00	14.10	4,5	13.90	14.00	14.10
E	7.95	8.10	8.25	3	7.95	8.10	8.25	3	7.95	8.10	8.25
E1	6.00	6.10	6.20	4,6	6.00	6.10	6.20	4,6	6.00	6.10	6.20
N	48				56				56		

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- ⚠ DATUMS **(-A-)** AND **(-B-)** TO BE DETERMINED AT DATUM PLANE **(-H-)**
- ⚠ DIMENSION E TO BE DETERMINED AT SEATING PLANE **(-C-)**
- ⚠ DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE **(-H-)**
- ⚠ DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .15 mm PER SIDE
- ⚠ DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .25 mm PER SIDE
- ⚠ DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- ⚠ LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- 10 ALL DIMENSIONS ARE IN MILLIMETERS
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-153, VARIATION ED & EE

REVISIONS			
DCN	REV	DESCRIPTION	DATE APPROVED
23757	00	INITIAL RELEASE	02/15/93 T. YU
26315	01	CHANGE DIMS A1 & A2	05/18/94 DG
26490	02	CHANGE DIM A1	07/21/94 T. YU
27494	03	REDRAW TO JEDEC FORMAT	03/08/95

LAND PATTERN DIMENSIONS



	MIN	MAX	MIN	MAX
P	8.90	9.10	8.90	9.10
P1	5.90	6.10	5.90	6.10
P2	11.50	BSC	13.50	BSC
X	.30	.40	.30	.40
e	.50	BSC	.50	BSC
N	48		56	


TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Sandier Way, Santa Clara, CA 95054	
DECIMAL INCHES	ANGULAR DEGREES	<i>dt</i> PHONE: (408) 727-6118 FAX: (408) 482-8874 TWX: 910-338-2070	
.005 .004 .0025	\pm		
APPROVALS		DATE	TITLE
DRAWN <i>ad</i>		01/19/93	PA PACKAGE OUTLINE
CHECKED			6.10 mm BODY WIDTH TSSOP
			.50 mm PITCH
SIZE		DRAWING NO.	REV
C		PSC-4039	03
		DO NOT SCALE DRAWING	

■ 4825771 0021992 986 ■

123


TVSOP

The Most Compact Double Density Package




TVSOP Package	Typical Dimensions (in mm)			Area (mm ²)
	A	B	C	E
48 Pin	9.80	4.40	6.40	0.40
56 Pin	11.30	4.40	6.40	0.40
80 Pin	17.00	6.10	8.10	0.40
100 Pin	20.80	6.10	8.10	0.40

Double Density Packaging




**16.0 x 10.3 x 2.6 mm
pin pitch = 0.635 mm
Area = 164.8 mm²**



**12.5 x 8.1 x 1.1 mm
pin-pitch = 0.5 mm
Area = 101.3 mm²**



**9.8 x 6.4 x 1.1 mm
pin-pitch = 0.4 mm
Area = 62.7 mm²**



**18.4 x 10.3 x 2.6 mm
pin-pitch = 0.635 mm
Area = 189.5 mm²**



**14.0 x 8.1 x 1.1 mm
pin-pitch = 0.5 mm
Area = 113.4 mm²**



**11.3 x 6.4 x 1.1 mm
pin-pitch = 0.4 mm
Area = 72.3 mm²**

TVSOP	Area (mm ²)	% Smaller Than SSOP	% Smaller Than TSSOP
48 pin	63.00	61.9	38.0
56 pin	72.30	62.2	36.0