



3.3V CMOS 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16271

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP,
and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to $+85^\circ\text{C}$
- $V_{cc} = 3.3\text{V} \pm 0.3\text{V}$, Normal Range
- $V_{cc} = 2.7\text{V}$ to 3.6V , Extended Range
- $V_{cc} = 2.5\text{V} \pm 0.2\text{V}$
- CMOS power levels ($0.4\mu\text{W}$ typ. static)
- Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCH16271:

- High Output Drivers: $\pm 24\text{mA}$
- Suitable for heavy loads

APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

DESCRIPTION:


The ALVCH16271 is intended for applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. This device is particularly suitable as an interface between conventional DRAMs and high-speed microprocessors.

A data is stored in the internal A-to-B registers on the low-to-high transition of the clock (CLK) input, provided that the clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. Transparent latches in the B-to-A path allow asynchronous operation to maximize memory access throughput. These latches transfer data when the latch-enable (LE) inputs are low. The select (SEL) line selects 1B or 2B data for the A inputs. Data flow is controlled by the active-low output enables (\overline{OEA} , \overline{OEB}).

The ALVCH16271 has been designed with a $\pm 24\text{mA}$ output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16271 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

Functional Block Diagram



EXTENDED COMMERCIAL TEMPERATURE RANGE

MARCH 1999

PIN CONFIGURATION

<u>OEA</u>	1	56	<u>OEB</u>
LE1B	2	55	CLKENA2
2B ₃	3	54	2B ₄
GND	4	53	GND
2B ₂	5	52	2B ₅
2B ₁	6	51	2B ₆
Vcc	7	50	Vcc
A ₁	8	49	2B ₇
A ₂	9	48	2B ₈
A ₃	10	47	2B ₉
GND	11	46	GND
A ₄	12	45	2B ₁₀
A ₅	13	44	2B ₁₁
A ₆	14	SO56-1 43	2B ₁₂
A ₇	15	SO56-2 42	1B ₁₂
A ₈	16	41	1B ₁₁
A ₉	17	40	1B ₁₀
GND	18	39	GND
A ₁₀	19	38	1B ₉
A ₁₁	20	37	1B ₈
A ₁₂	21	36	1B ₇
Vcc	22	35	Vcc
1B ₁	23	34	1B ₆
1B ₂	24	33	1B ₅
GND	25	32	GND
1B ₃	26	31	1B ₄
LE2B	27	30	CLKENA1
SEL	28	29	CLK

SSOP/
TSSOP/TVSOP
TOP VIEW

FUNCTION TABLES(1)**OUTPUT ENABLE**

Inputs		Outputs	
<u>OEA</u>	<u>OEB</u>	A _x	1B _x , 2B _x
H	H	Z	Z
H	L	Z	Active
L	H	Active	Z
L	L	Active	Active

A-TO-B STORAGE (OEB = L)

Inputs				Outputs	
<u>CLKENA1</u>	<u>CLKENA2</u>	CLK	A _x	1B _x	2B _x
H	H	X	X	1B ₀ ⁽²⁾	2B ₀ ⁽²⁾
L	X	↑	L	L	X
L	X	↑	H	H	X
X	L	↑	L	X	L
X	L	↑	H	X	H

B-TO-A STORAGE (OEA = L)

Inputs					Outputs
<u>LE1B</u>	<u>LE2B</u>	<u>SEL</u>	1B _x	2B _x	A _x
H	H	X	X	X	A ₀ ⁽²⁾
H	H	X	X	X	A ₀ ⁽²⁾
L	X	H	L	X	L
L	X	H	H	X	H
X	L	L	X	L	L
X	L	L	X	H	H

NOTES:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
↑ = LOW-to-HIGH Transition
2. Output level before the indicated steady-state input conditions were established.

PIN DESCRIPTION

Pin Names	I/O	Description
Ax(1:12)	I/O	Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus. ⁽¹⁾
1Bx(1:12)	I/O	Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory. ⁽¹⁾
2Bx(1:12)	I/O	Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory. ⁽¹⁾
CLK	I	Clock Input
CLKENA1	I	Clock Enable Input for the A-1B Register. If CLKENA1 is LOW during the rising edge of CLK, data will be clocked into register A-1B (Active LOW).
CLKENA2	I	Clock Enable Input for the A-2B Register. If CLKENA2 is LOW during the rising edge of CLK, data will be clocked into register A-2B (Active LOW).
LE1B	I	Latch-Enable Input for the 1B-A Latch
LE2B	I	Latch-Enable Input for the 2B-A Latch
SEL	I	1B or 2B Port Selection. When HIGH, SEL enables data transfer from 1B Port to A Port. When LOW, SEL enables data transfer from 2B Port to A Port (Active LOW).
OEA	I	Output Enable for A Port (Active LOW)
OEB	I	Output Enable for B Port (Active LOW)

NOTE:

- These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATING (1)

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to + 4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc + 0.5	V
TSTG	Storage Temperature	-65 to + 150	°C
IOUT	DC Output Current	-50 to + 50	mA
IIK	Continuous Clamp Current, Vi < 0 or Vi > Vcc	± 50	mA
Iok	Continuous Clamp Current, Vo < 0	-50	mA
Icc	Continuous Current through each Vcc or GND	±100	mA
Iss			

NEW16link

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	7	pF
Cout	Output Capacitance	VOUT = 0V	7	9	pF
Ci/o	I/O Port Capacitance	VIN = 0V	7	9	pF

NOTE:

- As applicable to the device type.

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = –40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		—	—	0.7	V
		Vcc = 2.7V to 3.6V		—	—	0.8	
IIH	Input HIGH Current	Vcc = 3.6V	Vi = Vcc	—	—	± 5	µA
IIL	Input LOW Current	Vcc = 3.6V	Vi = GND	—	—	± 5	
IozH	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	Vo = Vcc	—	—	± 10	µA
			Vo = GND	—	—	± 10	
Vik	Clamp Diode Voltage	Vcc = 2.3V, IIN = –18mA		—	–0.7	–1.2	V
VH	Input Hysteresis	Vcc = 3.3V		—	100	—	mV
IcCL	Quiescent Power Supply Current	Vcc = 3.6V VIN = GND or Vcc		—	0.1	40	µA
IcCH				—	—	—	
IcCZ				—	—	—	
ΔIcc	Quiescent Power Supply Current Variation	One input at Vcc – 0.6V, other inputs at Vcc or GND		—	—	750	µA

NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

NEW16link

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
IBHH	Bus-Hold Input Sustain Current	Vcc = 3.0V	Vi = 2.0V	–75	—	—	µA
			Vi = 0.8V	75	—	—	
IBHL	Bus-Hold Input Sustain Current	Vcc = 2.3V	Vi = 1.7V	–45	—	—	µA
			Vi = 0.7V	45	—	—	
IBHO	Bus-Hold Input Overdrive Current	Vcc = 3.6V	Vi = 0 to 3.6V	—	—	± 500	µA
				—	—	—	

NOTES:

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at Vcc = 3.3V, +25°C ambient.

NEW16link

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	Vcc = 2.3V to 3.6V	I _{OH} = -0.1mA	Vcc - 0.2	—	V
		Vcc = 2.3V	I _{OH} = -6mA	2	—	
		Vcc = 2.3V	I _{OH} = -12mA	1.7	—	
		Vcc = 2.7V		2.2	—	
		Vcc = 3.0V	I _{OH} = -24mA	2.4	—	
		Vcc = 3.0V		2	—	
VOL	Output LOW Voltage	Vcc = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		Vcc = 2.3V	I _{OL} = 6mA	—	0.4	
			I _{OL} = 12mA	—	0.7	
		Vcc = 2.7V	I _{OL} = 12mA	—	0.4	
		Vcc = 3.0V	I _{OL} = 24mA	—	0.55	

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = -40°C to +85°C.

OPERATING CHARACTERISTICS, TA = 25°C

Symbol	Parameter	Test Conditions	Vcc = 2.5V ± 0.2V	Vcc = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Ax to xBx, outputs enabled	CL = 0pF, f = 10Mhz	92	105	pF
	Power Dissipation Capacitance Ax to xBx, outputs disabled		61	76	pF
	Power Dissipation Capacitance xBx to Ax, outputs enabled		39	43	pF
	Power Dissipation Capacitance xBx to Ax, outputs disabled		11	13	pF

SWITCHING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	Vcc = 2.5V ± 0.2V		Vcc = 2.7V		Vcc = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f _{MAX}		130	—	130	—	130	—	Mhz
t _{PLH} t _{PHL}	Propagation Delay CLK to xBx	1	6.2	—	5	1	4.3	ns
t _{PLH} t _{PHL}	Propagation Delay xBx to Ax	1	5.3	—	4.7	1.4	4	ns
t _{PLH} t _{PHL}	Propagation Delay LE to Ax	1	6	—	5.9	1.4	4.8	ns
t _{PLH} t _{PHL}	Propagation Delay SEL to Ax	1.1	6.4	—	6.2	1.3	5.2	ns
t _{PZH} t _{PZL}	Output Enable Time OEB to Ax or OEA to xBx	1	6	—	6.1	1	5.1	ns
t _{PHZ} t _{PLZ}	Output Disable Time OEB to Ax or OEA to xBx	1.4	5.4	—	4.6	1.7	4.2	ns
tsu	Setup Time, Ax data before CLK↑	2.6		2.1		1.7		ns
tsu	Setup Time, Bx data before LE	1.7		1.5		1.3		ns
tsu	Setup Time, CLKEN before CLK↑	1.6		1.3		1		ns
t _H	Hold Time, Ax data after CLK↑	0.6		0.6		0.7		ns
t _H	Hold Time, Bx data after LE	0.9		0.9		1.1		ns
t _H	Hold Time, CLKEN after CLK↑	1		0.9		0.9		ns
tw	Pulse Width, CLK HIGH or LOW	3.3		3.3		3.3		ns
tw	Pulse Width, LE _x B LOW	3.3		3.3		3.3		ns
tsk(o)	Output Skew ⁽²⁾	—	—	—	—	—	500	ps

NOTES:

- See test circuits and waveforms. TA = -40°C to +85°C.
- Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$V_{CC(1)} = 3.3V \pm 0.3V$	$V_{CC(1)} = 2.7V$	$V_{CC(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	$V_{CC}/2$	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF


NEW! Blink

PROPAGATION DELAY



ALVC Link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate $\leq 10MHz$; $t_F \leq 2.5ns$; $t_R \leq 2.5ns$.
2. Pulse Generator for All Pulses: Rate $\leq 10MHz$; $t_F \leq 2ns$; $t_R \leq 2ns$.

SWITCH POSITION

Test	Switch
Open Drain	V_{LOAD}
Disable Low	
Enable Low	GND
Disable High	
Enable High	
All Other tests	Open

NEW! Blink

OUTPUT SKEW - $tsk(x)$




$$tsk(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

ALVC Link

NOTES:

1. For $tsk(o)$ **OUTPUT1** and **OUTPUT2** are any two outputs.
2. For $tsk(b)$ **OUTPUT1** and **OUTPUT2** are in the same bank.

ENABLE AND DISABLE TIMES




ALVC Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES




ALVC Link

PULSE WIDTH



ALVC Link

ORDERING INFORMATION



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054




for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
[www.idt.com*](http://www.idt.com)

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
 The IDT logo is a registered trademark of Integrated Device Technology, Inc.



PACKAGE DIAGRAM OUTLINES

SSOP

REVISIONS				
DOC	REV	DESCRIPTION	DATE	APPROVED
17693	00	INITIAL RELEASE	07/15/90	A. FUNCELL
22377	01	REMOVE CHAMFER FROM PACKAGE	04/15/92	T. VU
27492	02	REDRAW TO JEDEC FORMAT	02/01/95	



SECTION A-A



TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Slander Way, Santa Clara, CA 95054	
DECIMAL	ANGULAR	PHONE: (408) 727-9118	FAX: (408) 492-9674
.000±	±		
.000±			
ROCKE			
APPROVALS	DATE	TITLE PV PACKAGE OUTLINE	
DRAWN <i>ad</i>	08/15/90	.300" BODY WIDTH SSOP	
CHECKED		.025" PITCH	
		SIZE	DRAWING NO.
		C	PSC-4029
		DO NOT SCALE DRAWING	
			REV 02

■ 4825771 0021981 OTO ■


112

PACKAGE DIAGRAM OUTLINES
SSOP (Continued)

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
17893	00	INITIAL RELEASE	07/15/90	A. FUNCELL
22377	01	REMOVE CHAMFER FROM PACKAGE	04/15/92	T. VU
27492	02	REDRAW TO JEDEC FORMAT	02/01/95	

DWG #			SO48-1			DWG #			SO56-1		
SYMBOL	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION		
	AA	AB	AC		AB	AC	AD		AE	AF	AI
L	MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	
A	.095	.102	.110		.095	.102	.110		.095	.102	
A1	.008	.012	.016		.008	.012	.016		.008	.012	
A2	.088	.090	.092		.088	.090	.092		.088	.090	
D	.620	.625	.630	4.5	.720	.725	.730	4.5	.720	.725	
E	.395	.405	.420	3	.395	.405	.420	3	.395	.405	
E1	.291	.295	.299	4.6	.291	.295	.299	4.6	.291	.295	
N	48				56				48		

LAND PATTERN DIMENSIONS



NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- 2 DATUMS $-A-$ AND $-B-$ TO BE DETERMINED AT DATUM PLANE $-H-$
- 3 DIMENSION E TO BE DETERMINED AT SEATING PLANE $-C-$
- 4 DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE $-H-$
- 5 DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 PER SIDE
- 6 DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .015 PER SIDE
- 7 THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND .010 FROM LEAD TIP
- 8 LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .004 IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- 9 THE CHAMFER ON THE PACKAGE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE ZONE INDICATED
- 10 ALL DIMENSIONS ARE IN INCHES
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-118, VARIATION AA & AB

	MIN	MAX	MIN	MAX
P	.450	.458	.450	.458
P1	.282	.290	.282	.290
P2	.575 BSC		.675 BSC	
X	.010	.018	.010	.018
e	.025 BSC		.025 BSC	
N	48		56	

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Sandier Way, Santa Clara, CA 95054 PHONE: (408) 727-8116 FAX: (408) 482-8874 TWX: 810-338-2070	
DECIMAL	ANGULAR		
.005	\pm		
.005			
.005			
APPROVALS		DATE	TITLE
DRAWN <i>ad</i>		06/15/90	PV PACKAGE OUTLINE
CHECKED			.30° BODY WIDTH SSOP
			.025° PITCH
SIZE		DRAWING NO.	REV
C		PSC-4029	02
DO NOT SCALE DRAWING			



■ 4825771 0021982 T37 ■

113




PACKAGE DIAGRAM OUTLINES

TSSOP

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
23757	00	INITIAL RELEASE	02/15/93	T. VU
26315	01	CHANGE DIMS A1 & A2	05/18/94	DG
25490	02	CHANGE DIM A1	07/21/94	T. VU
27494	03	REDRAW TO JEDEC FORMAT	03/06/95	



DETAIL B



SECTION A-A

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Sandier Way, Santa Clara, CA 95054	
DECIMAL ANGULAR \pm		PHONE: (408) 727-6118 FAX: (408) 492-8674 TWX: 910-336-2070	
00042	00000	APPROVALS	DATE
00042	00000	DRAWN <i>dd</i>	01/15/93
00042	00000	CHECKED	
00042	00000	SIZE	DRAWING No.
00042	00000	C	PSC-4039
00042	00000	REV	
00042	00000	03	
00042	00000	DO NOT SCALE DRAWING	

■ 4825771 0021991 T4T ■

122

PACKAGE DIAGRAM OUTLINES

TSSOP (Continued)


DWG #			S048-2			DWG #			S056-2		
S Y M B O	JEDEC VARIATION			N O T E	JEDEC VARIATION			N O T E	JEDEC VARIATION		
	ED	EE	EE		MIN	NOM	MAX		MIN	NOM	MAX
A	—	—	1.10		—	—	1.10		—	—	1.10
A1	.05	—	.15		.05	—	.15		.05	—	.15
A2	.85	1.00	1.05		.85	1.00	1.05		.85	1.00	1.05
D	12.40	12.50	12.60	4.5	13.90	14.00	14.10	4.5	13.90	14.00	14.10
E	7.95	8.10	8.25	3	7.95	8.10	8.25	3	7.95	8.10	8.25
E1	6.00	6.10	6.20	4.6	6.00	6.10	6.20	4.6	6.00	6.10	6.20
N	48				56						

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- ⚠ DATUMS **(-A-)** AND **(-B-)** TO BE DETERMINED AT DATUM PLANE **(-H-)**
- ⚠ DIMENSION E TO BE DETERMINED AT SEATING PLANE **(-C-)**
- ⚠ DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE **(-H-)**
- ⚠ DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .15 mm PER SIDE
- ⚠ DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .25 mm PER SIDE
- ⚠ DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- ⚠ LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- 10 ALL DIMENSIONS ARE IN MILLIMETERS
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-153, VARIATION ED & EE

REVISIONS			
DCN	REV	DESCRIPTION	DATE APPROVED
23757	00	INITIAL RELEASE	02/15/93 T. YU
26315	01	CHANGE DIMS A1 & A2	05/18/94 DG
26490	02	CHANGE DIM A1	07/21/94 T. YU
27494	03	REDRAW TO JEDEC FORMAT	03/08/95

LAND PATTERN DIMENSIONS



	MIN	MAX	MIN	MAX
P	8.90	9.10	8.90	9.10
P1	5.90	6.10	5.90	6.10
P2	11.50	BSC	13.50	BSC
X	.30	.40	.30	.40
e	.50	BSC	.50	BSC
N	48			56


TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Sandier Way, Santa Clara, CA 95054	
DECIMAL INCHES	ANGULAR DEGREES	<i>dt</i> PHONE: (408) 727-6118 FAX: (408) 482-8874 TWX: 910-338-2070	
± .004 .00256	± .004 .00256		
APPROVALS	DATE	TITLE PA PACKAGE OUTLINE 6.10 mm BODY WIDTH TSSOP .50 mm PITCH	
DRAWN <i>ad</i>	01/19/93		
CHECKED			
		SIZE	DRAWING No.
		C	PSC-4039
			REV 03
		DO NOT SCALE DRAWING	

■ 4825771 0021992 986 ■

123


TVSOP

The Most Compact Double Density Package




TVSOP Package	Typical Dimensions (in mm)			Area (mm ²)
	A	B	C	E
48 Pin	9.80	4.40	6.40	0.40
56 Pin	11.30	4.40	6.40	0.40
80 Pin	17.00	6.10	8.10	0.40
100 Pin	20.80	6.10	8.10	0.40

Double Density Packaging




**16.0 x 10.3 x 2.6 mm
pin pitch = 0.635 mm
Area = 164.8 mm²**



**12.5 x 8.1 x 1.1 mm
pin-pitch = 0.5 mm
Area = 101.3 mm²**



**9.8 x 6.4 x 1.1 mm
pin-pitch = 0.4 mm
Area = 62.7 mm²**



**18.4 x 10.3 x 2.6 mm
pin-pitch = 0.635 mm
Area = 189.5 mm²**



**14.0 x 8.1 x 1.1 mm
pin-pitch = 0.5 mm
Area = 113.4 mm²**



**11.3 x 6.4 x 1.1 mm
pin-pitch = 0.4 mm
Area = 72.3 mm²**

TVSOP	Area (mm ²)	% Smaller Than SSOP	% Smaller Than TSSOP
48 pin	63.00	61.9	38.0
56 pin	72.30	62.2	36.0