



Integrated Device Technology, Inc.

FAST CMOS BUFFER/CLOCK DRIVER

IDT54/74FCT3805A/B ADVANCE INFORMATION

FEATURES:


- 0.5 MICRON CMOS Technology
- Guaranteed low skew < 700ps (max.)
- Very low duty cycle distortion < 500ps (max.)
- Very low CMOS power levels
- TTL compatible inputs and outputs
- Inputs can be driven from 3.3V or 5V components
- Two independent output banks with 3-state control
- 1:5 fanout per bank
- 'Heartbeat' monitor output
- Available in DIP, SOIC, SSOP, Cerpack and LCC packages
- Military product compliant to MIL-STD-883, Class B
- $V_{cc} = 3.3V \pm 0.3V$

DESCRIPTION:


The IDT54/74FCT3805A/B is a 3.3 volt, non-inverting clock driver built using advanced dual metal CMOS technology. The device consists of two banks of drivers, each with a 1:5 fanout and its own output enable control. The device has a "heartbeat" monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document. The IDT54/74FCT3805A/B offers low capacitance inputs with hysteresis.

The IDT54/74FCT3805A/B is designed for high speed clock distribution where signal quality and skew are critical. The 3805 also allows single point-to-point transmission line driving in applications such as address distribution, where one signal must be distributed to multiple receivers with low skew and high signal quality.


FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS



DIP/SOIC/SSOP/CERPACK
TOP VIEW



LCC
TOP VIEW

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1994

©1994 Integrated Device Technology, Inc.

9.5

DSC-4645/-

1

4825771 0016030 059

PIN DESCRIPTION

Pin Names	Description
OEA, OEB	3-State Output Enable Inputs (Active LOW)
INA, INB	Clock Inputs
OAn, OBn	Clock Outputs
MON	Monitor Output

3102 tbl 01

FUNCTION TABLE⁽¹⁾

Inputs		Outputs	
OEA, OEB	INA, INB	OAn, OBn	MON
L	L	L	L
L	H	H	H
H	L	Z	L
H	H	Z	H

NOTE:

1. H = HIGH, L = LOW, Z = High Impedance

3102 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM ⁽⁴⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc + 0.5	-0.5 to Vcc + 0.5	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	-60 to +60	-60 to +60	mA

3102 lmk 03

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. Input terminals.
4. Output and I/O terminals.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6.0	pF
COU	Output Capacitance	VOUT = 0V	5.5	8.0	pF

NOTE:

1. This parameter is measured at characterization but not tested.

3102 lmk 04

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$; Military: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit	
V _{IH}	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level	2.0	—	5.5	V	
	Input HIGH Level (I/O pins)		2.0	—	V _{CC} +0.5		
V _{IL}	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level	-0.5	—	0.8	V	
I _{IH}	Input HIGH Current (Input pins) ⁽⁶⁾	V _{CC} = Max.	V _I = 5.5V	—	±1	µA	
	Input HIGH Current (I/O pins) ⁽⁶⁾		V _I = V _{CC}	—	±1		
I _{IL}	Input LOW Current (Input pins) ⁽⁶⁾		V _I = GND	—	±1		
	Input LOW Current (I/O pins) ⁽⁶⁾		V _I = GND	—	±1		
IOZH	High Impedance Output Current	V _{CC} = Max.	V _O = V _{CC}	—	±1	µA	
IOZL	(3-State Output pins) ⁽⁶⁾		V _O = GND	—	±1		
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18mA	—	-0.7	-1.2	V	
IODH	Output HIGH Current	V _{CC} = 3.3V, V _{IN} = V _{IH} or V _{IL} , V _O = 1.5V ⁽³⁾	-36	-60	-110	mA	
IODL	Output LOW Current	V _{CC} = 3.3V, V _{IN} = V _{IH} or V _{IL} , V _O = 1.5V ⁽³⁾	50	90	200	mA	
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -0.1mA	V _{CC} -0.2	—	V	
			I _{OH} = -8mA MIL. I _{OH} = -8mA COM'L.	2.4 ⁽⁵⁾	3.0		—
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 0.1mA	—	0.2	V	
			I _{OL} = 16mA	—	0.2		0.4
			I _{OL} = 24mA	—	0.3		0.5
I _{OS}	Short Circuit Current ⁽⁴⁾	V _{CC} = Max., V _O = GND ⁽³⁾	-60	-135	-240	mA	
V _H	Input Hysteresis	—	—	150	—	mV	
ICCL ICCH IC CZ	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC}	—	3	300	µA	

3102 Ink 05

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 3.3V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- V_{OH} = V_{CC} - 0.6V at rated current.
- The test limit for this parameter is ±5µA at T_A = -55°C.

■ 4825771 0016032 921 ■

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit	
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = V_{CC} - 0.6V^{(3)}$		—	2.0	30	μA	
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE}_A = \overline{OE}_B = \text{GND}$ Per Output Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—			mA/ MHz	
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_o = 10\text{MHz}$ 50% Duty Cycle $\overline{OE}_A = \overline{OE}_B = V_{CC}$ Mon. Output Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—			mA	
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$	—				
		$V_{CC} = \text{Max.}$ Outputs Open $f_o = 2.5\text{MHz}$ 50% Duty Cycle $\overline{OE}_A = \overline{OE}_B = \text{GND}$ Eleven Outputs Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—				
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$	—				

3102 tbl 06

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 3.3V$, +25°C ambient.
- Per TTL driven input ($V_{IN} = V_{CC} - 0.6V$); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_C formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} \text{DH} + I_{CCD} (f_o N_o)$
 $I_{CC} = \text{Quiescent Current } (I_{CCL}, I_{CCH} \text{ and } I_{CCZ})$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = V_{CC} - 0.6V)$
 $\text{DH} = \text{Duty Cycle for TTL Inputs High}$
 $\text{NT} = \text{Number of TTL Inputs at DH}$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_o = \text{Output Frequency}$
 $N_o = \text{Number of Outputs at } f_o$
 All currents are in milliamps and all frequencies are in megahertz.



SWITCHING CHARACTERISTICS OVER OPERATING RANGE^(3,4)

Symbol	Parameter	Condition ⁽¹⁾	54/74FCT3805A				54/74FCT3805B				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.							
t _{PLH} t _{PHL}	Propagation Delay I _{NA} to O _{AN} , I _{NB} to O _{BN}	C _L = 50pF R _L = 500Ω	1.5	5.8			1.5	5.0			ns
t _R	Output Rise Time		—	1.5	—		1.5		—		ns
t _F	Output Fall Time		—	1.5	—		1.5		—		ns
tsk(o)	Output skew: skew between outputs of all banks of same package (inputs tied together)		—	0.7	—	—	—	0.7	—		ns
tsk(p)	Pulse skew: skew between opposite transitions of same output (t _{PHL} - t _{PLH})		—	1.0	—	—	—	0.7	—		ns
tsk(t)	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		—	1.5	—	—	—	1.2	—		ns
t _{PZL} t _{PZH}	Output Enable Time O _{EA} to O _{AN} , O _{EB} to O _{BN}		1.5	8.0			1.5	6.5			ns
t _{PLZ} t _{PHZ}	Output Disable Time O _{EA} to O _{AN} , O _{EB} to O _{BN}		1.5	7.0			1.5	6.0			ns

NOTES:


1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. t_{PLH}, t_{PHL}, tsk(t) production tested for C_L = 50pF. All other parameters guaranteed but not production tested.
4. Propagation delay range indicated by Min. and Max. limit is due to V_{cc}, operating temperature and process parameters. These propagation delay limits do not imply skew.

3102 tbi 07

■ 4825771 0016034 7T4 ■

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUIT FOR ALL OUTPUTS



3102 drw 04

ENABLE AND DISABLE TIME SWITCH POSITION


Test	Switch
Disable LOW Enable LOW	6.0V
Disable HIGH Enable HIGH	GND

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


3102 tbi 08

PACKAGE DELAY



3102 drw 05


OUTPUT SKEW- tsk(o)



$$tsk(o) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$


3102 drw 06

PULSE SKEW- tsk(p)



3102 drw 07


PACKAGE SKEW- tsk(t)



$$tsk(t) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$

3102 drw 08

ENABLE AND DISABLE TIMES




3102 drw 09

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: $f \leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$

ORDERING INFORMATION



3102 drw 10

■ 4825771 0016036 577 ■