Integrated Device Technology, Inc.

FAST CMOS BUFFER/CLOCK DRIVER

IDT54/74FCT3805A/B
ADVANCE INFORMATION

FEATURES:

- 0.5 MICRON CMOS Technology
- Guaranteed low skew < 700ps (max.)
- Very low duty cycle distortion < 500ps (max.)
- Very low CMOS power levels
- TTL compatible inputs and outputs
- Inputs can be driven from 3.3V or 5V components
- Two independent output banks with 3-state control
- 1:5 fanout per bank
- 'Heartbeat' monitor output
- Available in DIP, SOIC, SSOP, Cerpack and LCC packages
- Military product compliant to MIL-STD-883, Class B
- Vcc = 3.3V ± 0.3V

DESCRIPTION:

The IDT54/74FCT3805A/B is a 3.3 volt, non-inverting clock driver built using advanced dual metal CMOS technology. The device consists of two banks of drivers, each with a 1:5 fanout and its own output enable control. The device has a "heartbeat" monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document. The IDT54/74FCT3805A/B offers low capacitance inputs with hysteresis.

The IDT54/74FCT3805A/B is designed for high speed clock distribution where signal quality and skew are critical. The 3805 also allows single point-to-point transmission line driving in applications such as address distribution, where one signal must be distributed to multiple receivers with low skew and high signal quality.

FUNCTIONAL BLOCK DIAGRAM



3102 drw 01

PIN CONFIGURATIONS



3102 drw 02

DIP/SOIC/SSOP/CERPACK
TOP VIEW



3102 drw 03

LCC
TOP VIEW

PIN DESCRIPTION

Pin Names	Description
$\overline{OE}_A$, $\overline{OE}_B$	3-State Output Enable Inputs (Active LOW)
IN_A, IN_B	Clock Inputs
OA_n, OB_n	Clock Outputs
MON	Monitor Output

3102 tbl 01

FUNCTION TABLE[1]

Inputs		Outputs	
$\overline{OE}_A$, $\overline{OE}_B$	IN_A, IN_B	OA_n, OB_n	MON
L	L	L	L
L	H	H	H
H	L	Z	L
H	H	Z	H

NOTE:
1. H = HIGH, L = LOW, Z = High Impedance

3102 tbl 02

ABSOLUTE MAXIMUM RATINGS[1]

Symbol	Rating	Commercial	Military	Unit
V_{TERM}[2]	Terminal Voltage with Respect to GND	–0.5 to +4.6	–0.5 to +4.6	V
V_{TERM}[3]	Terminal Voltage with Respect to GND	–0.5 to +7.0	–0.5 to +7.0	V
V_{TERM}[4]	Terminal Voltage with Respect to GND	–0.5 to V_{CC} + 0.5	–0.5 to V_{CC} + 0.5	V
T_A	Operating Temperature	0 to +70	–55 to +125	°C
T_{BIAS}	Temperature Under Bias	–55 to +125	–65 to +135	°C
T_{STG}	Storage Temperature	–55 to +125	–65 to +150	°C
I_{OUT}	DC Output Current	–60 to +60	–60 to +60	mA

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. Input terminals.
4. Output and I/O terminals.

3102 lnk 03

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter[1]	Conditions	Typ.	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 0V	4.5	6.0	pF
C_{OUT}	Output Capacitance	V_{OUT} = 0V	5.5	8.0	pF

NOTE:
1. This parameter is measured at characterization but not tested.

3102 lnk 04

9

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: T_A = 0°C to +70°C, V_{CC} = 3.3V ± 0.3V; Military: T_A = –55°C to +125°C, V_{CC} = 3.3V ± 0.3V

Symbol	Parameter	Test Conditions[1]		Min.	Typ.[2]	Max.	Unit
V_{IH}	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2.0	—	5.5	V
	Input HIGH Level (I/O pins)			2.0	—	V_{CC}+0.5	
V_{IL}	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		–0.5	—	0.8	V
I_{IH}	Input HIGH Current (Input pins)[6]	V_{CC} = Max.	V_I = 5.5V	—	—	±1	µA
	Input HIGH Current (I/O pins)[6]		V_I = V_{CC}	—	—	±1	
I_{IL}	Input LOW Current (Input pins)[6]		V_I = GND	—	—	±1	
	Input LOW Current (I/O pins)[6]		V_I = GND	—	—	±1	
I_{OZH}	High Impedance Output Current	V_{CC} = Max.	V_O = V_{CC}	—	—	±1	µA
I_{OZL}	(3-State Output pins)[6]		V_O = GND	—	—	±1	
V_{IK}	Clamp Diode Voltage	V_{CC} = Min., I_{IN} = –18mA		—	–0.7	–1.2	V
I_{ODH}	Output HIGH Current	V_{CC} = 3.3V, V_{IN} = V_{IH} or V_{IL}, V_O = 1.5V[3]		–36	–60	–110	mA
I_{ODL}	Output LOW Current	V_{CC} = 3.3V, V_{IN} = V_{IH} or V_{IL}, V_O = 1.5V[3]		50	90	200	mA
V_{OH}	Output HIGH Voltage	V_{CC} = Min.	I_{OH} = –0.1mA	V_{CC}–0.2	—	—	V
		V_{IN} = V_{IH} or V_{IL}	I_{OH} = –6mA MIL. I_{OH} = –8mA COM'L.	2.4[5]	3.0	—	
V_{OL}	Output LOW Voltage	V_{CC} = Min.	I_{OL} = 0.1mA	—	—	0.2	V
		V_{IN} = V_{IH} or V_{IL}	I_{OL} = 16mA	—	0.2	0.4	
			I_{OL} = 24mA	—	0.3	0.5	
I_{OS}	Short Circuit Current[4]	V_{CC} = Max., V_O = GND[3]		–60	–135	–240	mA
V_H	Input Hysteresis	—		—	150	—	mV
I_{CCL} I_{CCH} I_{CCZ}	Quiescent Power Supply Current	V_{CC} = Max., V_{IN} = GND or V_{CC}		—	3	300	µA

3102 lnk 05

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 3.3V, +25°C ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. V_{OH} = V_{CC} -0.6V at rated current.
6. The test limit for this parameter is ±5µA at TA = –55°C.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions[1]		Min.	Typ.[2]	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V_{CC} = Max. V_{IN} = V_{CC} –0.6V[3]		—	2.0	30	µA
I_{CCD}	Dynamic Power Supply Current[4]	V_{CC} = Max. Outputs Open $\overline{OE}_A$ = $\overline{OE}_B$ = GND Per Output Toggling 50% Duty Cycle	V_{IN} = V_{CC} V_{IN} = GND	—			mA/ MHz
I_C	Total Power Supply Current[6]	V_{CC} = Max. Outputs Open fo = 10MHz 50% Duty Cycle $\overline{OE}_A$ = $\overline{OE}_B$ = V_{CC} Mon. Output Toggling	V_{IN} = V_{CC} V_{IN} = GND	—			mA
			V_{IN} = V_{CC} –0.6V V_{IN} = GND	—			
		V_{CC} = Max. Outputs Open fo = 2.5MHz 50% Duty Cycle $\overline{OE}_A$ = $\overline{OE}_B$ = GND Eleven Outputs Toggling	V_{IN} = V_{CC} V_{IN} = GND	—			
			V_{IN} = V_{CC} –0.6V V_{IN} = GND	—			

3102 tbl 06

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 3.3V, +25°C ambient.
3. Per TTL driven input (V_{IN} = V_{CC} -0.6V); all other inputs at V_{CC} or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the I_C formula. These limits are guaranteed but not tested.
6. I_C = $I_{QUIESCENT}$ + I_{INPUTS} + $I_{DYNAMIC}$
   I_C = I_{CC} + ΔI_{CC} $D_H N_T$ + I_{CCD} ($f_O N_O$)
   I_{CC} = Quiescent Current (I_{CCL}, I_{CCH} and I_{CCZ})
   ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = V_{CC} -0.6V)
   D_H = Duty Cycle for TTL Inputs High
   N_T = Number of TTL Inputs at D_H
   I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
   fo = Output Frequency
   N_O = Number of Outputs at fo
   All currents are in milliamps and all frequencies are in megahertz.

9

SWITCHING CHARACTERISTICS OVER OPERATING RANGE[3,4]

Symbol	Parameter	Condition[1]	54/74FCT3805A				54/74FCT3805B				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min.[2]	Max.	Min.[2]	Max.	Min.[2]	Max.	Min.[2]	Max.	
t_{PLH} t_{PHL}	Propagation Delay I_{NA} to O_{An}, I_{NB} to O_{Bn}	C_L = 50pF R_L = 500Ω	1.5	5.8			1.5	5.0			ns
t_R	Output Rise Time		—	1.5	—		1.5		—		ns
t_F	Output Fall Time		—	1.5	—		1.5		—		ns
$t_{SK(o)}$	Output skew: skew between outputs of all banks of same package (inputs tied together)		—	0.7	—	—	—	0.7	—		ns
$t_{SK(p)}$	Pulse skew: skew between opposite transitions of same output ($\lvert t_{PHL} - t_{PLH} \rvert$)		—	1.0	—	—	—	0.7	—		ns
$t_{SK(t)}$	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		—	1.5	—	—	—	1.2	—		ns
t_{PZL} t_{PZH}	Output Enable Time $\overline{OE}_A$ to O_{An}, $\overline{OE}_B$ to O_{Bn}		1.5	8.0			1.5	6.5			ns
t_{PLZ} t_{PHZ}	Output Disable Time $\overline{OE}_A$ to O_{An}, $\overline{OE}_B$ to O_{Bn}		1.5	7.0			1.5	6.0			ns

3102 tbl 07

NOTES:
1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. t_{PLH}, t_{PHL}, $t_{SK(t)}$ production tested for C_L = 50pF. All other parameters guaranteed but not production tested.
4. Propagation delay range indicated by Min. and Max. limit is due to V_{CC}, operating temperature and process parameters. These propagation delay limits do not imply skew.

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUIT FOR ALL OUTPUTS



3102 drw 04

ENABLE AND DISABLE TIME SWITCH POSITION

Test	Switch
Disable LOW Enable LOW	6.0V
Disable HIGH Enable HIGH	GND

3102 tbl 08

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.
R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

PACKAGE DELAY



3102 drw 05

OUTPUT SKEW- tSK(o)



tSK(o) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|

3102 drw 06

PULSE SKEW- tSK(p)



tSK(p) = |tPHL - tPLH|

3102 drw 07

PACKAGE SKEW- tSK(t)



tSK(t) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|

3102 drw 08

ENABLE AND DISABLE TIMES



3102 drw 09

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: f ≤ 1.0MHz; t_F ≤ 2.5ns; t_R ≤ 2.5ns

9

ORDERING INFORMATION



3102 drw 10