## FEATURES:

- Bus switches provide zero delay paths
- Extended commercial range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Low switch on-resistance:

FST3xxx - $5 \Omega$
FST32xxx - $28 \Omega$

- TTL-compatible input and output levels
- ESD > 2000V per MIL-STD-883, Method 3015; $>200 \mathrm{~V}$ using machine model $(\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0)$
- Available in QSOP, TSSOP, SOIC and PDIP
- Pin-compatible with FCT245/FCT245T


## DESCRIPTION:

The FST3245/32245 belong to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. Thus they generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through
an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased the device conducts or the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no Vcc applied, the device has hot insertion capability.

The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.

The FST32245 integrates terminating resistors in the device, thus eliminating the need for external $25 \Omega$ series resistors.

The FST3245 and FST32245 are octal TTL-compatible bus switches. The $\overline{\mathrm{OE}}$ pin provides output enable control for all 8 bits. The direction control pin (DIR) of the FCT245/ FCT245T is replaced with a "No connect" (NC) in the FST3245/ 32245. Bus switch devices provide an inherently bidirectional connection between ports, thus eliminating the purpose of the direction control pin.

## FUNCTIONAL BLOCK DIAGRAM



## PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| $\overline{\mathrm{OE}}$ | Output Enable Input (Active LOW) |
| NC | No connect |
| Ao-A7 | A Port Bits |
| Bo-B7 | B Port Bits |
| 3256 tol 01 |  |

## PIN CONFIGURATION



DIP/SOIC/ 3256 drw 02 QSOP/TSSOP

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Description | Max. | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| TSTG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | Maximum Continuous Channel <br> Current | 128 | mA |
| NOTES: |  |  |  |

## NOTES:

3256 Ink 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating condiitions for extended periods may affect reliability.
2. Vcc, Control and Switch terminals.

## FUNCTION TABLE

| $\overline{\mathrm{OE}}$ | Bo-7 | Description |
| :---: | :---: | :--- |
| $H$ | $X$ | Disconnect |
| L | Ao-7 | Connect |

NOTE:
3256 tbl 03

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
X = Don't Care

## CAPACITANCE ${ }^{(1)}$

| Symbol | Parameter | Conditions(2) | Typ. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Control Input Capacitance |  | 4 | pF |
| CI/O | Switch Input/Output <br> Capacitance | Switch Off |  | pF |

NOTES:

1. Capacitance is characterized but not tested
2. $\mathrm{T} A=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{VIN}=0 \mathrm{~V}, \mathrm{VOUT}=0 \mathrm{~V}$

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Voltage | Guaranteed Logic HIGH for Control Inputs |  | 2.0 | - | - | V |
| VIL | Input LOW Voltage | Guaranteed Logic LOW for Control Inputs |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | Vcc = Max. | V = $=\mathrm{Vcc}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| IIL | Input LOW Voltage |  | $\mathrm{VI}=\mathrm{GND}$ | - | - | $\pm 1$ |  |
| IozH | High Impedance Output Current (3-State Output pins) | $\mathrm{Vcc}=$ Max. | $\mathrm{Vo}=\mathrm{Vcc}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| IozL |  |  | $\mathrm{Vo}=\mathrm{GND}$ | - | - | $\pm 1$ |  |
| Ios | Short Circuit Current | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{Vo}=\mathrm{GND}^{(3)}$ |  | - | 300 | - | mA |
| VIK | Clamp Diode Voltage | $\mathrm{VcC}=$ Min., $\mathrm{IIN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| Ron | Switch On Resistance ${ }^{(4)}$ | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \mathrm{VIN}=0.0 \mathrm{~V} \\ & \mathrm{ION}=30 \mathrm{~mA} \end{aligned}$ | $3 x x x$ | - | 5 | 7 | $\Omega$ |
|  |  |  | 32xxx | 17 | 28 | 40 |  |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \mathrm{VIN}=2.4 \mathrm{~V} \\ & \mathrm{ION}=15 \mathrm{~mA} \end{aligned}$ | $3 x x x$ | - | 10 | 15 | $\Omega$ |
|  |  |  | 32xxx | 20 | 35 | 48 |  |
| Ioff | Input/Output Power Off Leakage | Vcc $=0 \mathrm{~V}$, VIN or Vo $\leq 4.5 \mathrm{~V}$ |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Icc | Quiescent Power Supply Current | $\mathrm{Vcc}=$ Max., VI = GND or Vcc |  | - | 0.1 | 3 | $\mu \mathrm{A}$ |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. Measured by voltage drop between ports at indicated current through the switch.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{Vcc}=\mathrm{Max} . \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 1.5 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | Vcc = Max. <br> Outputs Open Enable Pin Toggling 50\% Duty Cycle | $\begin{aligned} & \text { VIN }=\text { VCC } \\ & \text { VIN }=\text { GND } \end{aligned}$ | - | 30 | 40 | $\begin{gathered} \mu \mathrm{A} / \\ \mathrm{MHz/} \\ \text { Switch } \end{gathered}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max. <br> Outputs Open <br> Enable Pin Toggling <br> (8 Switches Toggling) $\mathrm{fi}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \\ & \mathrm{VIN}=3.4 \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.4 | 3.2 4.0 | mA |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per $\mathrm{T} T \mathrm{~L}$ driven input ( $\mathrm{V} \operatorname{IN}=3.4 \mathrm{~V}$ ). All other inputs at Vcc or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. Ic = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{IcC}+\Delta \mathrm{Icc}$ DHNT $+\mathrm{ICCD}(\mathrm{fiN})$
Icc = Quiescent Current
$\Delta \mathrm{ICC}=$ Power Supply Current for a TTL High Input $(\mathrm{VIN}=3.4 \mathrm{~V})$
Dh = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{fi}_{\mathrm{i}}=$ Input Frequency
$\mathrm{N}=$ Number of Switches Toggling at $\mathrm{fi}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Description | Condition ${ }^{(1)}$ | Min. ${ }^{(2)}$ | Typ. | 3245 | 32245 | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Max. |  |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Data Propagation Delay <br> Ai to Bi , Bi to $\mathrm{Ai}^{(3,4)}$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | - | 0.25 | 1.25 | ns |
| $\begin{aligned} & \hline \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Switch Turn on Delay $\overline{\mathrm{OE}}$ to $\mathrm{Ai}, \mathrm{Bi}$ |  | 1.5 | - | 6.5 | 7.5 | ns |
| $\begin{aligned} & \text { tPhz } \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Switch Turn off Delay $\overline{\mathrm{OE}}$ to $\mathrm{Ai}, \mathrm{Bi}^{(3)}$ |  | 1.5 | - | 5.5 | 5.5 | ns |
| \|QcI| | Charge Injection ${ }^{(5,6)}$ |  | - | 1.5 | - | - | pC |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits guaranteed but not tested.
3. This parameter is guaranteed by design but not tested.
4. The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 50 pF load. Since this time is constant and much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
5. Measured at switch turn off, load $=50 \mathrm{pF}$ in parallel with $10 \mathrm{M} \Omega$ scope probe, $\mathrm{VIN}=0.0$ volts.
6. Characterized parameter. Not $100 \%$ tested.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



3256 Ink 04

## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain | Closed |
| Disable Low |  |
| Enable Low | Open |
| All Other Tests | Ots |

DEFINITIONS:
3256 Ink 08
CL= Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



3256 Ink 05
NOTES:

1. Diagram shown for input Control Enable-LOW and input Control DisableHIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{tF} \leq 2.5 \mathrm{~ns} ; \mathrm{tR} \leq 2.5 \mathrm{~ns}$

## ORDERING INFORMATION



