OCTAL BUS SWITCH

IDT74FST3245 IDT74FST32245 PRELIMINARY

FEATURES:

- · Bus switches provide zero delay paths
- Extended commercial range of –40°C to +85°C
- Low switch on-resistance: FST3xxx – 5Ω FST32xxx – 28Ω
- · TTL-compatible input and output levels
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- Available in QSOP, TSSOP, SOIC and PDIP
- Pin-compatible with FCT245/FCT245T

DESCRIPTION:

The FST3245/32245 belong to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. Thus they generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through


an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased the device conducts or the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no VCC applied, the device has hot insertion capability.

The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.

The FST32245 integrates terminating resistors in the device, thus eliminating the need for external 25Ω series resistors.

The FST3245 and FST32245 are octal TTL-compatible bus switches. The $\overline{\text{OE}}$ pin provides output enable control for all 8 bits. The direction control pin (DIR) of the FCT245/FCT245T is replaced with a "No connect" (NC) in the FST3245/32245. Bus switch devices provide an inherently bidirectional connection between ports, thus eliminating the purpose of the direction control pin.

FUNCTIONAL BLOCK DIAGRAM




PIN DESCRIPTION

= = = = = = = = = = = = = = = = = =				
Pin Names	Description			
ŌĒ	Output Enable Input (Active LOW)			
NC	No connect			
A0-A7 A Port Bits				
B0-B7 B Port Bits				

3256 tbl 01

PIN CONFIGURATION



QSOP/TSSOP TOP VIEW 3256 drw 02

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max.	Unit
VTERM(2)	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Tstg	Storage Temperature	-65 to +150	°C
Іоит	Maximum Continuous Channel Current	128	mA

NOTES: 3256 Ink 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating condiitions for extended periods may affect reliability.
- 2. Vcc, Control and Switch terminals.

FUNCTION TABLE

ŌĒ	B0-7	Description	
Н	X Disconnect		
L	A0-7	Connect	

NOTE:

3256 tbl 03

1. H = HIGH Voltage Level L = LOW Voltage Level

X = Don't Care

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Тур.	Unit
CIN	Control Input Capacitance		4	pF
CI/O	Switch Input/Output Capacitance	Switch Off		pF

NOTES:

3256 tbl 04

- 1. Capacitance is characterized but not tested
- 2. TA = 25°C, f = 1MHz, VIN = 0V, VOUT = 0V

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Commercial: $TA = -40^{\circ}C$ to $+85^{\circ}C$, $VCC = 5.0V \pm 5\%$

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ViH	Input HIGH Voltage	Guaranteed Logic HIG	H for Control Inputs	2.0	_		V
VIL	Input LOW Voltage	Guaranteed Logic LOV	V for Control Inputs	_	_	0.8	V
IIН	Input HIGH Current	Vcc = Max.	VI = VCC	_	_	±1	μΑ
lıL	Input LOW Voltage		Vı = GND	_	_	±1	1
lozн	High Impedance Output Current	Vcc = Max.	Vo = Vcc	_	_	±1	μΑ
lozL	(3-State Output pins)		Vo = GND	_	_	±1	
los	Short Circuit Current	Vcc = Max., Vo = GND ⁽³⁾		_	300	_	mA
VIK	Clamp Diode Voltage	Vcc = Min., IIN = -18n	VCC = Min., IIN = -18mA		-0.7	-1.2	V
Ron	Switch On Resistance ⁽⁴⁾	Vcc = Min. VIN = 0.0V 3xxx		_	5	7	Ω
		ION = 30mA 32xxx		17	28	40	
		VCC = Min. VIN = 2.4V 3xxx		_	10	15	Ω
		ION = 15mA 32xxx		20	35	48	
loff	Input/Output Power Off Leakage	Vcc = 0V, Vin or Vo ≤ 4.5V		_	_	±1	μΑ
Icc	Quiescent Power Supply Current	Vcc = Max., Vı = GND	or Vcc	_	0.1	3	μА

NOTES: 3256 lnk 05

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. Measured by voltage drop between ports at indicated current through the switch.

10.2

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾			Typ. ⁽²⁾	Max.	Unit
ΔΙCC	Quiescent Power Supply Current TTL Inputs HIGH	VCC = Max. $VIN = 3.4V^{(3)}$		_	0.5	1.5	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open Enable Pin Toggling 50% Duty Cycle VIN = Vcc VIN = GND		_	30	40	μΑ/ MHz/ Switch
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open Enable Pin Toggling	VIN = VCC VIN = GND	_	2.4	3.2	mA
		(8 Switches Toggling) fi = 10MHz 50% Duty Cycle	VIN = 3.4 VIN = GND	_	2.7	4.0	
NOTES:							3256 tbl 06

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $Ic = Icc + \Delta Icc DhNT + IccD (fiN)$

Icc = Quiescent Current

ΔICC = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fi = Input Frequency

N = Number of Switches Toggling at fi

All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40° C to $+85^{\circ}$ C, Vcc = 5.0V $\pm 5\%$

					3245	32245	
Symbol	Description	Condition ⁽¹⁾	Min. ⁽²⁾	Тур.	Ma	ax.	Unit
tPLH tPHL	Data Propagation Delay Ai to Bi, Bi to Ai ^(3,4)	CL = 50pF $RL = 500\Omega$	_	_	0.25	1.25	ns
tPZH tPZL	Switch Turn on Delay OE to Ai, Bi		1.5	_	6.5	7.5	ns
tPHZ tPLZ	Switch Turn off Delay OE to Ai, Bi ⁽³⁾		1.5	_	5.5	5.5	ns
Qcı	Charge Injection ^(5,6)		_	1.5	_	_	рС


NOTES:

3256 tbl 07

- 1. See test circuit and waveforms.
- 2. Minimum limits guaranteed but not tested.
- 3. This parameter is guaranteed by design but not tested.
- The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 50 pF load. Since this time is constant and much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
- 5. Measured at switch turn off, load = 50 pF in parallel with 10 M Ω scope probe, Vin = 0.0 volts.
- 6. Characterized parameter. Not 100% tested.

10.2 3

TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


DEFINITIONS:

3256 lnk 08


CL= Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zo∪⊤ of the Pulse Generator.


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES




NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- 2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns

10.2

ORDERING INFORMATION



3256 lnk 09