

CMOS TRIPLE 8-BIT PALETTEDAC™

IDT 75C458

FEATURES:

- 165/135/125/110/80MHz operating speed
- · Fixed pipeline delay: 9 clock cycles
- . 50ns read access time
- Integral and differential linearity < 1/2LSB
- Triple 8-bit DACs
- 256 x 24 Dual-Ported Color Palette RAM
- 4 x 24 Dual-Ported Overlay Palette RAM
- Multiplexed TTL pixel and overlay inputs
- RS-343A compatible RGB outputs
- CEMOS[™] monolithic construction
- Single 5V power supply
- 84-pin PGA and PLCC packages
- Typical power dissipation: 1000mW
- Pin- and function-compatible with Brooktree BT458
- Military product is compliant to MIL-STD-883, Class B


DESCRIPTION:

The IDT75C458 is a triple 8-bit video DAC with on-chip, dualported color palette memory. This chip is specifically designed for the display of high resolution color graphics. The architecture eliminates the ECL pixel interface by providing multiple TTL-compatible pixel ports and by multiplexing the pixel data on-chip.

The IDT75C458 supports up to 259 simultaneous colors from a palette of 16.8 million. Other features included on-chip are programmable blink rates, bit plane masking and blinking as well as a color overlay capability. The IDT75C458 generates RS-343A compatible red, green, and blue video outputs which are capable of directly driving a doubly terminated 750 coaxial cable.

The IDT75C458 military DACs are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



CEMOS and PaletteDAC are trademarks of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JANUARY 1989

© 1989 Integrated Device Tehnology, Inc.

5.15-1

DSC-5002/1

PIN CONFIGURATIONS

		_	_	_	_	5 C II						M				
	Α	В	С	D	E	F	G	Н_	J	K	<u> </u>					
12	СОМР	AGND	VAA	P ₇ {D}	P7{B}	P ₆ {E}	P ₆ {C}	P ₆ {B}	P ₅ {E}	P ₅ {C}	P ₅ {B}	P ₄ {E}				
11	Юв	AGND	VAA	P ₇ {E}	P7{C}	P ₇ {A}	P ₆ {D}	P ₆ {A}	P ₅ {D}	P ₅ {A}	P ₄ {C}	P ₄ {A}				
10	IO _G	FSADJ	V _{REF}		P ₄ {D}	P ₄ {B}	SYNC									
9	VAA	IOR														
8	C1	R/₩														
7	VAA	8														
6	A _{GND}	AGND			G84-2						P ₃ {E}	Agno				
5	CE	D ₇										P ₃ {D}				
4	D ₆	D ₅							,		P ₃ {A}	P ₃ {B}				
3	D ₄	D ₂	Do	∆ AL	IGNME	NT MAR	ıĸ			P ₂ {A}	P ₂ {C}	P ₂ {E}				
2	D ₃	Dı	OL _o {B)	OL _o {E)	OL ₁ {B}	OL ₁ {E}	P ₀ {B}	P ₀ {D}	P ₁ {A}	P ₁ {D}	P1 {E}	P ₂ {D}				
1	OL ₀ {A}	OL ₀ {C	OL ₀ {D	OL ₁ {A}	OL ₁ {C}	OL ₁ (D)	P ₀ {A}	P ₀ {C}	Po {E}	P ₁ {B}	P ₁ {C}	P ₂ {B}				

PGA TOP VIEW

```
P<sub>2</sub> {A} in 175 72 71 70 69 68 67 66 65 94 63 62 61 60 59 58 57 58 55 54

P<sub>3</sub> {B} in 175 55 in 175 {B} in 175
```

PLCC TOP VIEW

GENERAL INFORMATION:

The IDT75C458 triple 8-bit PaletteDAC is a highly integrated building block which interfaces a relatively low bandwidth frame buffer memory to an analog RS-343A, high bandwidth output. To decrease the frame buffer memory requirements, the IDT75C458 has a color lookup table (dual-port RAM) included on-chip. The basic functional blocks are the microprocessor bus interface, the frame buffer memory interface and multiplexer, a dual-port RAM with one R/W port and one high-speed R/O port and three 8-bit video speed DACs.

MICROPROCESSOR BUS INTERFACE

The IDT75C458 supports a standard microprocessor bus interface, allowing the MPU direct access to the internal control registers and color/overlay palettes. The dual-port color palette RAM and overlay registers allow color updating without contention with the display refresh process.

The bus interface consists of eight bidirectional data pins, D_0 - D_7 , with two control inputs, C0 and C1, a read/write direction input, R/ \overline{W} , and a clock input, \overline{CE} . All data and control information are latched on the falling edge of \overline{CE} , as shown in Figure 3. All accesses to the chip are controlled by the data in the address register combined with the control inputs C0, C1 and R/ \overline{W} , depicted in the Truth Table (Table 1).

An access to a control register requires writing a 4 through 7 into the address register (C0=C1=0) and then writing or reading data to the selected register (C0=0, C1=1). When accessing the control registers, the address register is not changed, facilitating read-modify-write operations. If an invalid address is loaded into the address register, data written is ignored or invalid data is read out.

It is also possible to access the color palette information. The palette is organized as 256 addresses with 8 bits of red, blue and green information. Additionally, there are four extra addresses assigned to overlay information, yielding a total memory size of 260×24 .

Access to the palette entries is, again, through the address register. The desired palette address is loaded into the address register, C0 and C1 are modified to point to the color palette or overlay and the information is read or written. In this case, however, an internal counter is used to access the red, green or blue color information. The first color palette or overlay access reads or writes red. The next access is for green, while the third access is for blue. After the third access, the address register is incremented, allowing the reading or writing of the red information of the next palette address. When writing, red and green information is temporarily stored in registers and, during the blue cycle, all 24 bits are written.

The internal counter is reset by an access to the address or any of the control registers. After setting the address register, it is possible to read or write the entire palette without accessing the address register again. Some care is needed; only continuous reads or writes are allowed and it is not possible to switch between the color palette and overlay.

The color palette RAM and overlay registers are dual-ported which allows simultaneous access from the MPU port $(D_0 - D_7)$ and the pixel port $\{P_0 - P_7 \{A - E\}\}$. If the pixel port is reading the same palette entry as the MPU is writing, it is possible that the DAC output may be invalid. It is recommended that the palette and overlay entries be updated during the blanking time.

ADDRESS REGISTER DATA	C1	Co	ACCESS
X	0	0	Address Register
\$00-\$FF	0	1	Color Palette
\$00	1	1	Overlay Color 0
\$01	1	1	Overlay Color 1
\$02	1	1	Overlay Color 2
\$03	1	1	Overlay Color 3
\$04	1	0	Read Mask Register
\$05	1	0	Blink Mask Register
\$06	1	0	Command Register
\$07	1	0	Test Register

NOTE:

Control input C0 = 1 enables the internal counter which accesses the red, green and blue colors individually and increments the address counter after the blue access. C0 = 0 disables auto-increment of the address register allowing read-modify-write operations.

Table 1. Truth Table for MPU Operations

FRAME BUFFER INTERFACE

The frame buffer interface consists of five 8-bit input ports which correspond to five consecutive pixels. In addition, there are two extra bits per port which may be used for overlay information. To reduce the bandwidth requirements for the pixel data, the IDT75C458 latches 4 or 5 pixels (the multiplex factor is programmable to 4 or 5 by bit 7 of the command register) on each rising edge of $\overline{\rm LD}$. The color and overlay information is internally multiplexed at the pixel clock frequency, CLK, and sequentially output. This arrangement allows pixel data to be transferred at a rate 4 or 5 times slower than the pixel clock. Typically, $\overline{\rm LD}$ is the pixel clock divided by 4 or 5 and is used to clock data out of the frame buffer memory.

As shown in Figure 2, sync, blank, color and overlay information are latched on the rising edge of \overline{LD} . Up to 40 bits of color information are input through P_0 - P_7 {A-E} and up to 10 bits of overlay information are input through $\overline{OL_p}$ - OL_1 {A-E}. Both sync and blank have separate inputs, SYNC and BLANK, respectively. The IDT75C458 outputs color information on each clock cycle. Four or five pixels are output sequentially, beginning with the {A} information, then the {B} information, until the cycle is completed with the {D} or {E} information. In this configuration, sync and blank times are limited to multiples of four or five clock cycles.

The multiplexing factor, 4:1 or 5:1, is programmable from the command register, bit 7. In the 4:1 mode, the $\{E\}$ color and overlay inputs are not used and the \overline{LD} clock should be CLOCK divided by 4. The $\{E\}$ color and overlay inputs must be connected to a valid logic level.

The overlay inputs $(OL_0 - OL_1)$ have the same timing as the pixel inputs $(P_0 - P_7)$. It is possible to use additional bit planes or external logic to control the overlay selection for cursor generation.

INTERNAL MULTIPLEXING

□ is typically CLK divided by four or five and it latches color and overlay information on every rising edge, independent of CLK. A digital PLL allows □ to be phase independent of CLK. The only restriction is that only one rising edge of □ is allowed to occur per four (4:1 multiplexing) or five (5:1 multiplexing) CLK cycles.

Color Palette

On the rising edge of each CLK cycle, eight bits of color information (P_0 - P_7) and two bits of overlay information (OL_0 - OL_1) for each pixel are processed by the read mask, blink mask and command registers. This information provides the address to the dual-port color palette RAM. Note that P_0 is the LSB when addressing the color palette RAM. The value stored at a selected address determines the displayed color. In this way, 8 bits of information can select from a palette of over 16 million with 256 simultaneous displayed colors (plus 3 overlay colors). Through the use of the control register, individual bit planes may be enabled or disabled for display and/or blinked at one of four blink rates and duty cycles.

The blink timing is based on vertical retrace intervals which are defined by at least 256 LD cycles since the last falling edge of BLANK. The color changes during this normally blanked time.

The processed pixel data is then used to select which color palette entry or overlay register is used to provide color information. Table 2 illustrates the truth table used for color selection.

CR6	OL ₁	OL ₀	P ₇ - P ₀	PALETTE ENTRY
1	0	0	\$00	Color palette entry \$00
1	0	0	\$01	Color palette entry \$01
				-
1	0	0	\$FF	Color palette entry \$FF
0	0	0	\$xx	Overlay color 0
x	0	1	\$xx	Overlay color 1
x	1	0	\$xx	Overlay color 2
x	1	1	\$xx	Overlay color 3

NOTE:

CR6 is bit 6 of the Command Register.

Table 2. Palette and Overlay Select

Video Generation, DACs

On every CLK cycle, the selected 24 bits of color information (8 bits each of red, green and blue) from the Color Palette RAM are presented to the three 8-bit D/A converters. The IDT75C458 uses a 5 x 3 segmented approach where the five MSBs of the input data are decoded into a parallel "Thermometer" code which produces thirty two "course" output levels. The remaining three LSBs of input data drive three binary weighted current switches with a total contribution of one-thirty second of full scale. The MSB and LSB currents are summed at the output to produce 256 levels.

The SYNC and BLANK inputs are pipelined to maintained synchronization with the pixel data. Both inputs drive appropriately weighted current switches which are summed at the output of the DACs to produce the specific output levels required by RS-343, as shown in Figure 3. Note that the sync information is only available at the IO_G (green) output and that the input data to the DAC sums with the sync current. Table 3 details the output levels associated with SYNC, BLANK and data.

Monitor Interface

The analog outputs of the IDT75C458 are high-impedance current sources which are capable of directly driving a doubly terminated 75Ω coaxial cable to standard video levels. A typical output circuit is shown in Figure 4.

Description	s	В	DAC data	IO _a (mA)	IO _R , IO _B (mA)
WHITE	1	1	\$FF	26.67	19.05
DATA	1	1	data	data + 9.05	data + 1.44
DATA & SYNC	0	1	data	data + 1.44	data + 1.44
BLACK	1	1	\$0	9.05	1.44
BLACK & SYNC	0	1	\$0	1.44	1.44
BLANK	1	0	l x	7.62	O
SYNC	0	0	X	0	0

NOTE:

Typical values with full scale IOG = 26.67mA. RSET = 523Ω , VREF = 1.235V. S is SYNC, B is BLANK.

Table 3. Video Output Truth Table




Figure 1. Composite Video Output Waveform




Figure 2. Pixel Timing




Figure 3. Data Bus Timing




Figure 4. Typical Application

PIN DESCRIPTIONS

PIN NAME	DESCRIPTION
DATA BUS	
D ₀ - D ₇	8-bit, bidirectional data bus. Data is input and output over this bus and the flow is controlled by R/W and CE. D ₇ is the most significant bit.
CE .	Chip Enable input. The chip is enabled when this control pin is LOW. During a write cycle (R/W LOW), the data present on $D_0 - D_7$ internally latched on the LOW-to-HIGH transition of this pin.
R/W	Read/Write Control input. The Read/Write input is latched on the HIGH-to-LOW transition of \overline{CE} and determines the direction of the bidirectional data bus $D_0 - D_7$. If R/W is HIGH during the falling edge of \overline{CE} , a read cycle occurs. If R/W is LOW during the falling edge of \overline{CE} , a write cycle occurs and, additionally, $D_0 - D_7$ are latched on the rising edge of \overline{CE} .
C0, C1	Register Control inputs. C0 and C1 determine which register or palette entry is accessed during a read or write cycle. These inputs are latched on the HIGH-to-LOW transition of CE.
PIXEL	
CLK, CLK	Pixel Clock inputs. These inputs are differential and may be driven by ECL operating from a +5V supply. The clock frequency is normally the system pixel clock rate.
LD	Load Clock input. The Load Clock is normally CLK divided by 4 or 5 (determined by the Control Register, bit 7). The pixel data, $P_0 - P_0 = P_0$ and $OL_0 - OL_1$ (A-E), BLANK and SYNC are internally latched on the LOW-to-HIGH transition of LD.
P ₀ - P ₇ {A-E}	Pixel Input Data. These inputs provide the address input to the color palette RAM. The data stored at a particular address is the colo output by the DAC. Four or five consecutive pixels, as determined by bit 7 in the Command Register, are internally latched on the LOW to-HIGH transition of LD. The pixels are output sequentially, first {A} then {B}. After all four or five pixels have been output, the cycle repeats. Unused inputs must be connected to a valid logic level.
OL ₀ - OL ₁ {A-E}	Pixel Overlay Inputs. The Overlay inputs have the same timing as P ₀ - P ₇ and select between either the color palette or the overlay palette. When the overlay palette is selected, the pixel information P ₀ - P ₇ (A-E) is ignored. Bit 6 of the command register determines Overlay = 0 displays overlay color 0 or the color palette entry. See Table 2 for details.
BLANK	Composite Blank Input. A LOW on this input forces the analog outputs (IO_R , IO_G , IO_G) to the blanking level. The BLANK input internally latched on the LOW-to-HIGH transition of LD. This input overrides all other pixel information.
SYNC	Composite Sync Input. A LOW on this input subtracts approximately 7mA from the IO _G analog output and overrides no other pixe information. For the correct SYNC level, this input should be LOW only when BLANK is also LOW. The SYNC input is internally latched on the LOW-to-HIGH transition of LD.
ANALOG	
A _{GND}	Analog Ground Power Supply, 0V.
VAA	Analog Power Supply, 5V.
V _{REF}	Voltage Reference Input, 1.235V. This input supplies a reference voltage for the DAC circuitry. Care must be taken to correctly decouple this voltage because noise on this pin will couple directly to the DAC outputs.
FS ADJ	Full-Scale Adjust Input. The current flowing from this pin to A_{GND} is directly proportional to the full-scale analog output current. Nor mally, a resistor is connected between this pin and A_{GND} . The voltage on this pin is approximately equal to V_{REF} . The relationship between the full-scale output current and RSET is: $IO_G \ (mA) = 11.294 \times V_{REF} \ (V)/RSET \ (K\Omega)$ $IO_B \ (mA) = 8.067 \times V_{REF} \ (V)/RSET \ (K\Omega)$
IO _G , IO _R , IO _B	Green, Red and Blue DAC current outputs.
COMP *	Compensation Input. This pin provides the ability to compensate the internal reference operational amplifier.

INTERNAL REGISTERS

Command Register

CR7

The Command Register is accessed by reading or writing with the Address Register = \$06, C0 = 0 and C1 = 1 (see Table 1). It provides control over multiplexing and blink rate selection. The Command Register may be read or written at any time. CR7 (Command Register bit 7) corresponds to D7 (Data Bus bit 7).

CR₀ OLo display enable. This bit is ANDed internally with the data from OLoprior to the palette selection. If CR0 is LOW, the internal OL₀ bits are set LOW allowing only overlay colors 0 and 2 to be selected.

CR1 OL1 display enable. This bit is ANDed internally with the data from OL, prior to the palette selection, If CR1 is LOW, the internal OL, bits are set LOW allowing only overlay colors 0 and 1 to be selected.

CR2 OL_0 blink enable. If this bit is set HIGH, the OL_0 bit is internally switched between the value input and 0 at the rate specified by the CR4 and CR5 bits. CR0 must be set HIGH for this function.

CR3 OL1 blink enable. If this bit is set HIGH, the OL1 bit is internally switched between the value input and 0 at the rate specified by the CR4 and CR5 bits. CR1 must be set HIGH for this function.

CR4, CR5 Blink Rate Select. These bits select blink rates based on Vertical Sync cycles, defined as more than 256 LD cycles during BLANK.

CR6 Color Palette RAM enable. This bit specifies whether to use the Color Palette or the Overlay Palette when $OL_0 = OL_1 = LOW$.

> Multiplex Select. This bit selects between 4:1 (CR7 = 0) or 5:1 (CR7 = 1) multiplexing. When using 4:1 multiplexing, the {E} inputs are never used and must be connected to a valid logic level.

Read Mask Register

The Read Mask Register is accessed by reading or writing with the Address Register = \$04, C0 = 0 and C1 = 1 (see Table 1). It internally ANDs the pixel information with a bit from the register before the color palette selection, effectively enabling (HIGH) or disabling (LOW) the entire pixel plane. The Read Mask Register may be read or written at any time. RMR7 (Read Mask Register bit 7) corresponds to D7 (Data Bus bit 7).

Blink Mask Register

The Blink Mask Register is accessed by reading or writing with the Address Register = \$05, C0 = 0 and C1 = 1 (see Table 1). Each register bit causes the corresponding pixel bit $(P_0 - P_7)$ to internally switch between the input value and 0 at the blink rate specified in the Command Register. For this function to work, the corresponding enable bit in the Read Mask Register must be set HIGH. The Blink Mask Register may be read or written at any time. BMR7 (Blink Mask Register bit 7) corresponds to D7 (Data Bus bit 7).


Test Register

The Test Register is accessed by reading or writing with the Address Register = \$07, C0 = 0 and C1 = 1 (see Table 1). This register allows the MPU to read the 24 input bits of the DACs. The register bits are defined below.

TR7-TR4 Read data (one nibble of red, blue or green) TR3 Upper (LOW) or Lower (HIGH) nibble select TR₂ Blue enable TR1 Green enable TR0


Red enable

The desired DAC is selected by setting only one color enable bit (Do - D2) HIGH and the upper or lower nibble is selected with D3. After this write operation, a subsequent read yields the DAC data on D_7 - D_4 and the previously written enable data on D_0 - D_3 . For a correct read, pixel and overlay data must remain constant for the entire MPU read cycle. When BLANK is asserted, the Test Register information D7 - D4 will be forced to zero. TR7 (Test Register bit 7) corresponds to D7 (Data Bus bit 7).




COMMAND REGISTER DESIGNATIONS

5.15-7



READ MASK REGISTER DESIGNATIONS



BLINK MASK REGISTER DESIGNATIONS

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	RATING	VALUE	UNIT
POWER SUPPLIES			
VAA	Measured to A _{GND}	-0.5 to +7.0	V
INPUT VOLTAGE			
Applied Voltage (2)	Measured to A _{GND}	-0.5V to VAA + 0.5	٧
OUTPUT			
Applied Voltage (2)	Measured to AGND	-0.5V to V _{AA} + 0.5	٧
Applied Current ^(2,3,4)	Externally forced	-1.0 to +6.0	mA
Short Circuit Duration	Single output High to A _{GND}	Indefinite	_
TEMPERATURE		·	
Operating,	Military	-55 to + 125	°C
Ambient	Commercial	0 to +70	°C
Ctorogo	Military	-65 to +150	°C
Storage	Commercial	-55 to +125	°C

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect reliability. Absolute Maximum Ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
- 2. Applied voltage must be current limited to specified range.
- 3. Forcing voltage must be limited to specified range.
- Current is specified as conventional current when flowing into the device.

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
VAA	Power Supply	Measured to A _{GND}	4.75	5.0	5.25	٧
IAA	Power Supply Current	V _{AA} = Typ., Static	, -	200	-	mA
V _{IH} ⁽¹⁾	Input Voltage HIGH		2.0	_	V _{AA} + 0.5	٧
V _{IL} ⁽¹⁾	Input Voltage LOW		A _{GND} -0.5	_	0.8	٧
V _{CIH}	Clock Input Voltage HIGH		V _{AA} -1.0	-	V _{AA} + 0.5	٧
V _{CIL}	Clock Input Voltage LOW		A _{GND} -0.5	-	V _{AA} -1.6	V
lн	Input Current HIGH	V _{IN} = 2.4V	-	_	1	μА
I _{IL}	Input Current LOW	$V_{iN} = 0.4V$	_	_	-1	μА
V _{OH}	Output Voltage HIGH	V _{AA} = Min., I _{OH} = -800μA	2.4	-	-	V
V _{OL}	Output Voltage LOW	V _{AA} = Min., I _{OL} = 6.4mA	-		0.4	V
loz	Output 3-State Current			_	10	μА

NOTE:

AC ELECTRICAL CHARACTERISTICS

Following conditions apply unless otherwise specified: T_A=0°C to +70°C (Commercial Temperature Range) $T_A = -55$ °C to + 125 °C (Military Temperature Range) $V_{AA} = 5.0 \text{V} \pm 5\%$ $V_{AA} = 5.0 \text{V} \pm 5\%$ TTL Inputs, $V_{IL} = 0 \text{V}$, $V_{IH} = 3.0 \text{V}$, rise/fall time < 5ns
CLK Inputs, $V_{IH} = V_{AA} - 1.0 \text{V}$, $V_{IL} = V_{AA} - 1.6 \text{V}$, rise/fall time < 2ns
Timing reference points at 50% of signal swing

Analog Output Load ≤ 10pF

D ₀ - D ₇ Output Load ≤ 50pF		IDT75C458-165 ⁽¹⁾ IDT75C458-135 ⁽¹⁾ IDT75C458-125 IDT75C458-110 IDT75C458-80										1
		IDT75C458-165		ID175C458-135		IDT75C458-125		IDT75C458-110		IDT75C458-80		<u>i </u>
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
F _{CLK}	Clock Frequency	-	165	-	135	_	125		110		80	MHz
FLD	LD Clock Frequency	-	41	- 3	34		32	-	28		20	MHz
t _{cs}	Control Set-up Time; C0, C1, R/W	0	-	0		0	-	0	_	0	_	ns
t _{CH}	Control Hold Time; C0, C1, R/W	15	-	15		15	-	15	_	15	 	ns
t _{CEH}	CE HIGH Time	20	-	20	7 -	25	_	25	_	25	_	ns
t _{CEL}	CE LOW Time	30	_	30	200 -	50	_	50		50	_	ns
t _{CEZO}	▼CE to Data Bus Driven	10	_	10	-	10	T -	10	_	10		ns
t _{CED}	CE to Data Valid	_	30	_	30	_	50	_	50	_	75	ns
t _{CEOZ}	CE to Data Bus HI-Z	_	15	_	15	_	15	-	15	_	15	ns
twos	Write Data Set-up Time	30	_ %	30		35	-	35	_	50	-	ns
t _{WDH}	Write Data Hold Time	0		0	-	0	_	0	_	0	_	ns
t _{CLKCY}	Clock Cycle Time	6	-	7.4	-	8	-	9	_	12		ns
t _{CLKPL}	Clock Pulse Width LOW	2.8	-	3.0	-	3.2	-	4	_	5		ns
t _{CLKPH}	Clock Pulse Width HIGH	2.8	-	3.0	_	3.2		4	_	5		ns
t _{LDCY}	LD Cycle Time	24	-	29	-	31	_	35	_	50		ns
t _{LDPH}	D Pulse Width HIGH	10		12	_	13	_	15		20		ns
t _{LDPL}	LD Pulse Width LOW	10		12	_	13		15	- 1	20	-	ns
t _{PS}	Pixel Data Set-up Time	2	7	3	_	3		3		4		ns
t _{PH}	Pixel Data Hold Time	1	-	2	-	2		2	_	2	_	ns
t _{AAD}	Dynamic Supply Current Commercial Temp.	-	450	-	425	_	400	-	380	_	360	mA
taad	Dynamic Supply Current Military Temp.		-	_	_	_	450	-	430	_	410	mA

^{1.} All digital inputs except CLK and CLK.

^{1. 165} and 135 MHz specified over commercial temperature only.

ANALOG OUTPUT DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CON	DITIONS	MIN.	TYP.	MAX.	UNIT
Res	Resolution			_	8		bits
LSB	LSB Current Size				69.1		μА
L			1 LSB VERSION	_	1/2	±1	LSB
			1/2 LSB VERSION	_	1/4	±1/2	LSB
LD			1 LSB VERSION	_	1/2	±1	LSB
			1/2 LSB VERSION		1/4	±1/2	LSB
Voc	Output Compliance Voltage			-1.0		1.2	V
R _{AOUT} (2)	Output Impedance				50		kΩ
C _{AOUT} (2)	Output Capacitance	f = 1MHz, I _{OUT} = 0mA			8	12	pF
IREF	V _{REF} Input Current				10		μА
E _M	Matching Error (DAC to DAC)	****		_	2	5	%
PSRR	Power Supply Rejection Ratio				50		dB
l _W ⁽¹⁾	White Current	Measured to Blank		17.69	19.05	20.40	mA
l _W (1)	White Current	Measured to Black		16.74	17.62	18.50	mA
I _B (1)	Black Current	Measured to Blank		0.95	1.44	1.90	mA
IBLANK	Blank Current IOR, IOB			0	5	50	μA
I _{BLANK} (1)	Blank Current IO _G			6.29	7.62	8.96	mA
SYNC	Sync Current IOg			0	5	50	μА

ANALOG OUTPUT AC ELECTRICAL CHARACTERISTICS

Following conditions apply unless otherwise specified: T_A = 0 °C to +70 °C (Commercial Temperature Range) T_A = -55°C to + 125°C (Military Temperature Range) $V_{\rm AA} = 5.0$ V ±5% $V_{\rm IL} = 0.8$ V, $V_{\rm IL$

		IDT75C458-165 (3)			IDT75C458-135 (3)		IDT75C458-125		IDT75C458-110			IDT75C458-80					
SYMBOL	PARAMETER	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
Folk	Clock Frequency	-	_	165	-	-	135		_	125	_	 	110	_	_	80	MHz
t _{VD}	Video Output Delay Time	-	15	-	_	15	12	_	15	-	_	15	_	_	15		ns
t _{VT}	Video Output Transition Time	-	1.5	-	-,	1.7	~		1.8	_	_	2	_	_	2		ns
t _s	Video Output Skew (1)	_	0	<2	- 20	D	<2	_	0	<2		0	<2	_	0	<2	ns
t _{SI} (2)	Video Output Settling Time	-	6	-3	-	7	-	_	8	-	_	8	<u> </u>		12	<u> </u>	ns
FT ⁽²⁾	Clock and Data Feedthrough	_	50	-	-	50	_	_	50	_		50	<u> </u>		50		pV-s
G _E (2)	Glitch Energy		50	-		50	_	_	50		_	50			50		pV-s
CT ⁽²⁾	Crosstalk, DAC to DAC	<i>a</i> 48	100	_	_	100	_	_	100	_		100	_		100		pV-s
t _{VP}	Pipeline Delay	9	_	9	9	_	9	9	-	9	9		9	9	-	9	clock

NOTES:

- 1. C_L = 10pF, 10%-90% points
- 2. This parameter is guaranteed but not tested in production.
- 165 and 135 MHz specified over commercial temperature range only.

^{1.} $R_{SET} = 523\Omega$, $V_{REF} = 1.235V$

^{2.} This parameter is guaranteed but not tested in production.




Figure 5. Video I/O Timing Diagram




Figure 6. MPU WRITE Timing Diagram




Figure 7. MPU READ Timing Diagram

5.15-12

ORDERING INFORMATION

