

# FAST CMOS EEPROM 16K (2K x 8-BIT)

IDT78C16A

### **FEATURES:**

- . 5 volt only operation
- Fast access times
  - Military: 75ns (max.)
  - Commercial: 70ns (max.)
- On-chip timer
  - Automatic byte erase before write
  - Byte write 10ms max.
- DATA Polling-detection of write cycle completion
- Low-power CEMOS<sup>™</sup> technology
  - 125mA active current
  - 0.9mA standby current (full CMOS)
- Data protection circuitry (Vcc lockout for Vcc < 3.8V) provides data integrity on power up/power down
- Minimum endurance of 10,000 write cycles per byte
- Endurance failure rate < 0.1% per 1000 cycles</li>
- JEDEC approved byte-wide pinout
- 24-pin THINDIP (300 mil.), 24-pin DIP (600 mil.) and 32-pin LCC
- Military product compliant to MIL-STD-883, Class B


## **DESCRIPTION:**

The IDT78C16A is a 5 volt only 3K x 8 Electrically Erasable Programmable Read-Only Memony EPROM). This high-speed CEMOS ™ EEPROM is written a byte basis and provides 16,384 bits of non-volatile data storage data retention in excess of 100 years). Its fast read access a subject to wait state read cycles with high-performance passors.

Writing is simplified al charge-pump and timer circuit which eliminate special external programming voltage and write. circuits. Byte erase before write occurs automatic ut buffers, latches and internal timer free the host syst tasks during the write cycle. A DATA Polling mode ethod for determining write cycle com-Q16A also contains a dual voltage detection pletion. The It lows the device to be used in older applicalogic circ tions which ate external programming circuits.

The 1778 is function- and pinout-compatible with the IDT6116 x 8 static RAM. It is ideal for systems requiring non-volume system data modifications.

y grade product is manufactured in compliance to the latlevel of MIL-STD-883, Class B, making it ideally suited to temperature applications demanding the highest level of pens, ance and reliability.



12-1

CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 


DECEMBER 1987


DSC-8000/-

© 1987 Integrated Device Technology, Inc.

12

## **PIN CONFIGURATIONS**





### PIN NAMES

1 114 1471111-0	
A <sub>0</sub> - A <sub>3</sub>	Addresses-Column
A <sub>4</sub> - A <sub>10</sub>	Addresses-Row
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
I/O <sub>0</sub> - I/O <sub>7</sub>	Data Input ( $I_0 - I_7$ ) during write; Data Output ( $O_0 - O_7$ ) during read
V <sub>cc</sub>	Power
GND	Ground

## DEVICE OPERATIONAL MODE (1)

11005		PIN		
MODE	CE OE		WE	I/O <sub>0</sub> + I/O <sub>7</sub>
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data <sub>OUT</sub> (O <sub>0</sub> - O <sub>7</sub> )
Byte Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data <sub>IN</sub> (I <sub>0</sub> - I <sub>7</sub> )
Standby	V <sub>IH</sub>	Don't Care	Don't Care	High Z
	Don't Care	V <sub>IL</sub>	Don't Care	High Z
Write Inhibit	Don't Care	Don't Care	V <sub>IH</sub>	High Z

#### NOTE:

All control inputs are TTL-compatible.

### **READ MODE**

Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) must be logically active in order for data to be available at the outputs. After a selected byte address is stable,  $\overline{\text{CE}}$  is taken to a TTL LOW (enabling chip). The Write Enable ( $\overline{\text{WE}}$ ) pin should remain deselected (TTL HIGH) during the entire read cycle. Data is gated from the device outputs by selecting the  $\overline{\text{OE}}$  pin (TTL LOW).

### WRITE MODE

The IDT78C16A is programmed electrically in-circuit and does not require any external latching, erasing or timing. Writing to the IDT78C16A is as easy as writing to a static RAM. When a write cycle is initiated, the device automatically latches the address, data and control signals as it begins its write operation.

A write cycle is initiated when both  $\overleftarrow{\mathsf{CE}}$  and  $\overleftarrow{\mathsf{WE}}$  are LOW and  $\overleftarrow{\mathsf{OE}}$  is HIGH. The IDT78C16A supports both a  $\overleftarrow{\mathsf{CE}}$  and  $\overleftarrow{\mathsf{WE}}$  controlled write cycle. All inputs, except for data, are latched on the falling edge of either  $\overleftarrow{\mathsf{CE}}$  or  $\overleftarrow{\mathsf{WE}}$ , whichever occurs last. Data is then latched in by the rising edge of either  $\overleftarrow{\mathsf{CE}}$  or  $\overleftarrow{\mathsf{WE}}$ , whichever occurred first. An automatic byte erase of the existing data at the addressed location is performed before the new data byte is written. Once initiated, a byte write operation will automatically proceed to completion within 10ms.

## STANDBY MODE

The IDT78C16A features a standby mode which reduces the maximum active current from 125mA to 20mA for TTL levels and to 0.9mA for CMOS levels. With  $\overline{\text{CE}} \geq \text{V}_{\text{IH}}$  all outputs are in the high impedance state.

## **DATA PROTECTION**

Nonvolatile data is protected from inadvertent writes in the following manner:

## Power Up/Down

On-chip circuitry provides protection against false write during  $V_{\rm CC}$  power up/down. The IDT78C16A features an internal sensing circuit that disables the internal programming circuit if  $V_{\rm CC} < 3.8V$ . This prevents input signals at CE, WE and OE from triggering a write cycle during a  $V_{\rm CC}$  power up/down event.

#### Noise Protection

The IDT78C16A will typically reject write pulses that are less than 15ns. This prevents spurious noise from initiating a write cycle.

#### Write Inhibit

Holding either OE LOW, WE HIGH or CE HIGH during a poweron and power-off, will inhibit inadvertent writes.

## **DATA** Polling

The IDT78C16A has a maximum write cycle time of 10ms; a write will always be completed in less than the maximum cycle time. Write cycle completion is readily determined via a simple software routine (DATA Polling) that performs a read operation while the device is in an automatic write mode. If a read command (addressed to the last byte written) is given while the IDT78C16A is still writing, the inverse of the most significant bit (I/O7 pin) of the last byte written will be present. True data is not released until the write cycle is completed. Thus, a DATA polling monitor of the output (or periodic read of the last written byte) for true data can be used to detect early completion of a write cycle.

#### **ENDURANCE**

IDT's EEPROM technology employs the Fowler-Nordheim method of tunneling across a thin oxide. IDT78C16A EEPROMs are designed and tested for applications requiring extended endurance.

The endurance failure mechanism associated with EEPROMs results from the charge trapping in the thin tunneling dielectric. This failure is a function of the number of write cycles that each byte in the part has experienced. Trapped charges accumulate slowly with each write cycle, eventually becoming large enough to prevent reliable writing to the bit cell. Since some bits may be more sensitive than others, an endurance failure is typically a single bit failure (i.e. a failure of a single bit to properly write or retain data).

To test for endurance, sample devices are written 10,000 times at every byte location and checked for data retention capability. IDT's tests ensure that shipped devices will write a minimum of 10,000 times (at every byte location) with a maximum failure rate of 1%. This means that up to 1% of a sample of devices will fail to write or retain data after being written to 10,000 times. Those devices that do fail typically have a single bit(s) that fails to retain data after being written.

For more detailed information please refer to the IDT Reliability Report on Endurance.

12

## ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
lout	DC Output Current	50	50	mA

### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **ENDURANCE**

LINDONANGE		
PARAMETER	VALUE	דואט
Minimum Endurance	10,000	Cycles/Byte

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	V <sub>cc</sub>
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	ov	5.0V ± 10%

## RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>cc</sub>	Supply Voltage	4.5	5.0	5.5	٧
V <sub>IH</sub>	Input High Voltage	2.2	3.5	6.0	٧
V <sub>IL</sub>	Input Low Voltage	-0.3	0.4	0.8	٧
V <sub>WI</sub>	Write Inhibit	3.8		-	٧

CAPACITANCE ( $T_A = +25^{\circ}$ C, f = 1.0MHz,  $V_{CC} = 5.0$ V)

SYMBOL	PARAMETER(1)	CONDITIONS	TYP.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = OV	6	pF
Cout	Output Capacitance	V <sub>OUT</sub> = 0V	8	pF

### NOTE:

This parameter is sampled and not 100% tested.

## DC ELECTRICAL CHARACTERISTICS

Following Conditions Apply Unless Otherwise Specified

 $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ 

 $V_{CC} = 5.0V \pm 10\%$  (Commercial)

 $T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$ 

 $V_{CC} = 5.0V \pm 10\%$  (Military)

 $V_{LC} = 0.2V$ 

 $V_{HC} = V_{CC} - 0.2V$ 

 $C_i = 30pF$ 

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNIT
ligi	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND to V <sub>CC</sub>		10	μА
II <sub>LO</sub> I	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } \overline{OE} = V_{IH},$ $V_{I/O} = \text{GND to } V_{CC}$		10	ДΑ
l <sub>cc1</sub>	Operating Power Supply Current V <sub>CC</sub> = Max., f = 0	CE = V <sub>IL</sub> . I <sub>I/O</sub> = 0mA		125	mA
l <sub>CC2</sub>	Dynamic Operating Current V <sub>CC</sub> = Max., f = f <sub>MAX</sub>	$\overline{CE} = V_{IL}$ , $I_{I/O} = 0$ mA	-	125	mA
1 <sub>SB</sub>	Standby Power Supply Current (TTL Level)	$\overline{CE} \ge V_{IH}$ , $V_{CC} = Max.$ , $I_{I/O} = 0mA$ $V_{IN} \ge V_{IH}$ or $0 \le V_{IN} \le V_{IL}$		20	mA
I <sub>SB1</sub>	Full Standby Power Supply Current (CMOS Level)	$\overline{CE} \ge V_{HC}, V_{CC} = Max., I_{I/O} = 0mA$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } 0 \le V_{IN} \le 0.2V$	_	0.9	mA
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8mA		0.4	V
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2mA	2.4		<u>v</u>

AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5.0V ±10%, C<sub>L</sub> = 30pF, 0°C to +70°C)

		COMMERCIAL 0°C to +70°C										
SYMBOL	PARAMETER	78C1	6A70	78C16	A90/100	78C1	6A120	78C16	A150	78C1	6A200	UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	<u></u>
READ CY	CLE											
t <sub>CE</sub>	Chip Enable Access Time	_	70	-	90/100	_	120	_	150	-	200	ns
t <sub>AA</sub>	Address Access Time	_	70	-	90/100		120	-	150	-	200	ns
t <sub>OE</sub>	Output Enable to Output Valid	_	50		60/65	_	70	-	70	-	70	ns
t <sub>CLZ</sub>	Chip Enable to Output in Low Z <sup>(1)</sup>	5	_	5	-	5	-	5	-	5		ns
t <sub>OLZ</sub>	Output Enable to Output in Low Z <sup>(1)</sup>	5	_	5		5	_	. 5	_	5	_	ns
t <sub>cHZ</sub>	Chip Disable to Output in High Z (1)	0	20	0	20	0	20	0	20	0	20	ns
tonz	Output Disable to Output in High Z (1)	0	20	0	20	0	20	0	20	0	20	ns
t <sub>oh</sub>	Output Hold from Address Change	5	-	5	- 1	5	_	5	_	5		ns

NOTE:

AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5.0V ±10%, C<sub>L</sub> = 30pF, -55°C to +125°C)


		MILITARY -55°C to +125°C										
SYMBOL	PARAMETER	78C1 MIN.	MAX.	78C16 MIN.	A90/100 MAX.		A120/150 MAX.	78C16/ MIN.	A200/250 MAX.	78C16/ MIN.	A300/350 MAX.	UNIT
READ CY	CLE	L. 17 221		1				,		, ,,,,,,,	impuu	
t <sub>CE</sub>	Chip Enable Access Time	_	75	_	90/100	-	120/150	-	200/250		300/350	ns
t <sub>AA</sub>	Address Access Time	-	75	-	90/100	-	120/50	-	200/250	_	300/350	ns
t <sub>OE</sub>	Output Enable to Output Valid	_	50	_	60/65	_	70	_	70	-	70	ns
t <sub>CLZ</sub>	Chip Enable to Output in Low Z <sup>(1)</sup>	5	_	5	_	5	_	5	_	5	_	ns
toLZ	Output Enable to Output in Low Z <sup>(1)</sup>	5	_	5	-	5	_	5	-	5		nş
t <sub>cHZ</sub>	Chip Disable to Output in High Z (1)	0	30	0	30	0	30	0	30	0	30	ns
t <sub>oHZ</sub>	Output Disable to Output in High Z (1)	0	30	0	30	0	30	0	30	0	30	ns
t <sub>oH</sub>	Output Hold from Address Change	5		5	_	5	_	5	_	5	_	ns

NOTE:

This parameter is guaranteed but not tested.


This parameter is guaranteed but not tested.

# TIMING WAVEFORM OF READ CYCLE NO. 1(1)




NOTE:
1. WE is HIGH for Read Cycle.

## TIMING WAVEFORM OF READ CYCLE NO. 2(1)



NOTE: 1. WE is HIGH;  $\overline{CE} = V_{IL}$ ;  $\overline{OE} = V_{IL}$ 

## TIMING WAVEFORM OF READ CYCLE NO. 3(1)



NOTE:
1.  $\overline{WE}$  is HIGH;  $\overline{OE} = V_{IL}$ ; address valid prior to or coincident with  $\overline{CE}$  transition LOW.

AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5.0V ±10%, All Temperature Ranges; C<sub>L</sub> = 30pF)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
WRITE CYCLE			•	<u> </u>
t <sub>AS</sub>	Address Set-up Time	5	-	ns
t <sub>AH</sub>	Address Hold Time	50	<del>-</del>	ns
t <sub>DS</sub>	Data Set-up Time	20	T	ns
t <sub>DH</sub>	Data Hold from Write Time	15		ns
toes	Output Enable Set-up Time	5 🛕	_	ns
t <sub>OEH</sub>	Chip Enable Hold from Write Time	15	. –	ns
t <sub>CES</sub>	Chip Enable Set-up Time		<b>-</b>	กร
t <sub>CEH</sub>	Chip Enable Hold Time	0	_	ns
t <sub>WP</sub>	Write Pulse Width		_	ns
t <sub>ws</sub>	Byte Write Cycle	-	10	ms
t <sub>DBV</sub>	DATA Polling to DATA Valid		toE	
t <sub>wH</sub>	Write Hold Time	15	_	ns
t <sub>DP</sub>	End of Write Pulse to DATA Polling	15	_	ns
t <sub>wes</sub>	Write Enable Set-up Time	0	_	ns
twen	Write Enable Hold Time	0	_	ns
t <sub>DV</sub>	Data Valid Time (1, 2)	_	1	μs

## NOTES:

1. Data must be valid within 1µs maximum and must remain valid if twe is longer the sus.


2. This parameter is guaranteed but not tested

## **AC TEST CONDITIONS**


Γ	Input Pulse Levels	GND to 3.0V
	Input Rise/Fall Times	5ns
1	Input Timing Reference Levels	1.5V
1	Output Reference Levels	1.5V




# TIMING WAVEFORM OF WRITE CYCLE NO. 1, WE CONTROLLED



# TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED



## **DATA POLLING**



## NOTE:

Most significant bit of the byte being written is inverted and available at I/O<sub>7</sub> if a Read command is issued. All other outputs are high impedance at this
time. True data will not be released until the Write cycle is completed.

## **ORDERING INFORMATION**

