



Integrated Device Technology, Inc.

SUBSYSTEMS FLEXI-PAK™ FAMILY

32K x 32

128K x 32

CMOS STATIC RAM MODULES

IDT7M4003
IDT7M4013

T-46-23-14

FEATURES:

- High-density 1 megabit/4 megabit CEMOSTM static RAM modules
- Member of the Subsystems "Flexi-Pak" Family of interchangeable modules, with equivalent pin-outs, supporting a wide range of applications
- Footprint compatible module upgrades to the next higher density with relative ease
- Fast access times:
 - 7M4003 - 15ns (max.) commercial
 - 7M4003 - 20ns (max.) military
 - 7M4013 - 15ns (max.) commercial
 - 7M4013 - 20ns (max.) military
- Low power CMOS operation
- Surface mounted LCC or SO components on a multi-layered co-fired ceramic substrate
- Offered in a 66-pin "PGA-type" HIP (Hex In-line Package), occupying only 1 sq. inch of board space
- Single 5V (±10%) power supply
- Multiple ground pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible

DESCRIPTION:

The IDT7M4003/4013 are high-speed, high-density 1 megabit/4 megabit CMOS static RAM modules constructed on a multi-layer co-fired ceramic substrate using either 32K x 8 or 128K x 8 SRAM components.


These modules are part of the IDT Subsystems "Flexi-Pak" Family. This family of SRAM/EEPROM/EPROM memory modules support applications requiring stand alone static or programmable memory or those applications needing a combination of both. All three module configurations have equivalent pin-outs, making these "plug-in compatible" with each other (i.e. interchangeable) suitable for a wide range of applications.

The IDT7M4003/4013 is available with access times as fast as 15ns over the commercial temperature range and 20ns over the military temperature range.

This family of IDT modules are offered in a 66-pin, ceramic HIP (Hex In-line Package). This HIP package is similar to a PGA and allows the designer to fit 1 megabit/4 megabit of memory into 1 sq. inch of board space.

All IDT military modules are assembled with semiconductor components compliant with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



2711 drw 01

CMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1992

©1992 Integrated Device Technology, Inc.

DSO-7069/2

7.18

1

PIN CONFIGURATION⁽¹⁾

T-46-23-14

I/O 8 $\overline{WE}_1$ I/O 15	● 1 ● 12 ● 23	34 ● 45 ● 56 ●	I/O 24 V_{CC} I/O 31
I/O 9 $\overline{CS}_1$ I/O 14	● 2 ● 13 ● 24	35 ● 46 ● 57 ●	I/O 25 $\overline{CS}_3$ I/O 30
I/O 10 GND I/O 13	● 3 ● 14 ● 25	36 ● 47 ● 58 ●	I/O 26 $\overline{WE}_3$ I/O 29
A13 I/O 11 I/O 12	● 4 ● 15 ● 26	37 ● 48 ● 59 ●	A6 I/O 27 I/O 28
A14 A10 $\overline{OE}$	● 5 ● 16 ● 27	38 ● 49 ● 60 ●	A7 A3 A0
A15 A11 GND	● 6 ● 17 ● 28	39 ● 50 ● 61 ●	GND A4 A1
A16 A12 $\overline{WE}_0$	● 7 ● 18 ● 29	40 ● 51 ● 62 ●	A8 A5 A2
GND V_{CC} I/O 7	● 8 ● 19 ● 30	41 ● 52 ● 63 ●	A9 $\overline{WE}_2$ I/O 23
I/O 0 $\overline{CS}_0$ I/O 6	● 9 ● 20 ● 31	42 ● 53 ● 64 ●	I/O 16 $\overline{CS}_2$ I/O 22
I/O 1 GND I/O 5	● 10 ● 21 ● 32	43 ● 54 ● 65 ●	I/O 17 GND I/O 21
I/O 2 I/O 3 I/O 4	● 11 ● 22 ● 33	44 ● 55 ● 66 ●	I/O 18 I/O 19 I/O 20

HIP
TOP VIEW

2711 drw 02

NOTE:

1. For the IDT7M4003 (32K x 32) version, pins 6 and 7 are no connects.

PIN NAMES

Name	Description
I/O 0-31	Data Inputs/Outputs
A0-16	Address Inputs
$\overline{WE}_0-3$	Write Enables
$\overline{CS}_0-3$	Chip Selects
$\overline{OE}$	Output Enable
V_{CC}	Power Supply
GND	Ground

2711 tbl 01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V_{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T_A	Operating Temperature	0 to +70	-55 to +125	°C
T_{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T_{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I_{OUT}	DC Output Current	50	50	mA

NOTE:

2711 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE⁽¹⁾ ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter	Conditions	Max.	Unit
$C_{IN(1)}$	Input Capacitance (DATA, $\overline{CS}$, $\overline{WE}$)	$V_{IN} = 0V$	50	pF
$C_{IN(2)}$	Input Capacitance (ADDRESS, $\overline{OE}$)	$V_{IN} = 0V$	12	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	12	pF

NOTE:

2711 tbl 02

1. This parameter is guaranteed by design, but not tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V_{IH}	Input High Voltage	2.2	—	6.0	V
V_{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2711 tbl 05

1. $V_{IL} = -3.0V$ for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V_{CC}
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2711 tbl 06

TRUTH TABLE

Mode	$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Output	Power
Standby	H	X	X	High-Z	Standby
Read	L	L	H	DATAOUT	Active
Read	L	H	H	High Z	Active
Write	L	X	L	DATAIN	Active

2711 tbl 03

DC ELECTRICAL CHARACTERISTICS

T-46-23-14

(VCC = 5.0V ± 10%, TA = -55°C to +125°C and 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max. ⁽¹⁾	Max. ⁽²⁾	Unit
I _{LI}	Input Leakage Current (Address, $\overline{OE}$)	VCC = Max., VIN = GND to VCC	—	5	10	μA
I _{LI}	Input Leakage Current (Data, $\overline{CS}$, $\overline{WE}$)	VCC = Max., VIN = GND to VCC	—	20	40	μA
I _{LO}	Output Leakage Current	VCC = Max., $\overline{CS}$ = VIH, VOUT = GND to VCC	—	5	10	μA
I _{CC}	Dynamic Operating Current	VCC = Max., $\overline{CS}$ ≤ VIH, f = fMAX, Output Open	—	800	880	mA
I _{SB}	Standby Supply Current	VCC = Max., $\overline{CS}$ ≥ VIH, f = fMAX, Output Open	—	80	280	mA
I _{SB1}	Full Standby Supply Current	$\overline{CS}$ ≥ VCC - 0.2V VIN > VCC - 0.2V or < 0.2V	—	80	80	mA
VOL	Output Low Voltage	VCC = Min., IOL = 8mA ⁽³⁾	—	0.4	0.4	V
VOH	Output High Voltage	VCC = Min., IOH = -4mA ⁽⁴⁾	2.4	—	—	V

- NOTES:
- For TA = 0°C to +70°C versions only.
 - For TA = -55°C to +125°C versions only.
 - IOL = 2mA for 70ns – 100ns versions of the IDT7M4013.
 - IOH = -1mA for 70ns – 100ns versions of the IDT7M4013.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load
(for tCLZ, tOLZ, tCHZ, tOHZ, tOW, tWHZ)

*Including scope and jig

AC ELECTRICAL CHARACTERISTICS

T-46-23-14

(V_{CC} = 5.0V ± 10%, T_A = -55°C to +125°C and 0°C to +70°C)

Symbol	Parameters	-15 ⁽²⁾		-17 ⁽²⁾		-20 ⁽²⁾		-25		-30		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE												
t _{RC}	Read Cycle Time	15	—	17	—	20	—	25	—	30	—	ns
t _{AA}	Address Access Time	—	15	—	17	—	20	—	25	—	30	ns
t _{ACS}	Chip Select Access Time	—	15	—	17	—	20	—	25	—	30	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
t _{OE}	Output Enable to Output Valid	—	10	—	11	—	12	—	13	—	15	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low Z	0	—	0	—	0	—	2	—	2	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High Z	—	6	—	7	—	8	—	12	—	15	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High Z	—	6	—	7	—	7	—	12	—	13	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	3	—	3	—	ns
WRITE CYCLE												
t _{WC}	Write Cycle Time	15	—	17	—	20	—	25	—	30	—	ns
t _{CW}	Chip Select to End of Write	12	—	13	—	15	—	20	—	25	—	ns
t _{AW}	Address Valid to End of Write	12	—	13	—	15	—	20	—	25	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	12	—	13	—	15	—	20	—	23	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High Z	—	6	—	8	—	9	—	12	—	13	ns
t _{DW}	Data to Write Time Overlap	8	—	8	—	9	—	13	—	15	—	ns
t _{DH}	Data Hold from Write Time	0	—	0	—	0	—	3	—	3	—	ns
t _{OW} ⁽¹⁾	Output Active from End of Write	0	—	0	—	0	—	5	—	5	—	ns

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specification only.

2711 tbl 09



AC ELECTRICAL CHARACTERISTICS

T-46-23-14

(V_{CC} = 5.0V ± 10%, T_A = -55°C to +125°C and 0°C to +70°C)

Symbol	Parameters	-35		-40		-50		-60 (Mil. Only)		-70 (Mil. Only)		-85 (Mil. Only)		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE														
tRC	Read Cycle Time	35	—	40	—	50	—	60	—	70	—	85	—	ns
tAA	Address Access Time	—	35	—	40	—	50	—	60	—	70	—	85	ns
tACS	Chip Select Access Time	—	35	—	40	—	50	—	60	—	70	—	85	ns
tOLZ ⁽¹⁾	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	5	—	5	—	ns
tOE	Output Enable to Output Valid	—	20	—	25	—	30	—	30	—	35	—	40	ns
tOLZ ⁽¹⁾	Output Enable to Output in Low Z	2	—	5	—	5	—	5	—	5	—	5	—	ns
tCHZ ^(*)	Chip Deselect to Output in High Z	—	17	—	20	—	20	—	25	—	30	—	35	ns
tOHZ ⁽¹⁾	Output Disable to Output in High Z	—	15	—	20	—	20	—	25	—	30	—	35	ns
tOH	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	5	—	ns
WRITE CYCLE														
tWC	Write Cycle Time	35	—	40	—	50	—	60	—	70	—	85	—	ns
tCW	Chip Select to End of Write	30	—	35	—	45	—	55	—	65	—	80	—	ns
tAW	Address Valid to End of Write	30	—	35	—	45	—	55	—	65	—	80	—	ns
tAS	Address Set-up Time	0	—	2	—	2	—	5	—	5	—	5	—	ns
tWP	Write Pulse Width	25	—	30	—	40	—	45	—	45	—	50	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
tWHZ ⁽¹⁾	Write Enable to Output in High Z	—	17	—	20	—	20	—	25	—	30	—	35	ns
tDW	Data to Write Time Overlap	16	—	16	—	25	—	30	—	30	—	35	—	ns
tDH	Data Hold from Write Time	3	—	3	—	5	—	5	—	5	—	5	—	ns
tOW ⁽¹⁾	Output Active from End of Write	5	—	5	—	5	—	5	—	5	—	5	—	ns


NOTE:

1. This parameter is guaranteed by design, but not tested.


2711 bbl 10

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾


T-46-23-14



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




- NOTES:
1. $\overline{WE}$ is high for Read Cycle.
 2. Device is continuously selected, $\overline{CS} = V_{IL}$.
 3. Address valid prior to or coincident with $\overline{CS}$ transition low.
 4. $\overline{OE} = V_{IL}$.
 5. Transition is measured $\pm 200mV$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{WE}$ CONTROLLED)^(1, 2, 3, 7) T-46-23-14



TIMING WAVEFORM OF WRITE CYCLE NO. 2 ($\overline{CS}$ CONTROLLED)^(1, 2, 3, 5)



NOTES:

1. $\overline{WE}$ or $\overline{CS}$ must be high during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a low $\overline{CS}$ and a low $\overline{WE}$.
3. t_{WR} is measured from the earlier of $\overline{CS}$ or $\overline{WE}$ going High to the end of write cycle.
4. During this period, I/O pins are in the output state, input signals must not be applied.
5. If the $\overline{CS}$ Low transition occurs simultaneously with or after the $\overline{WE}$ Low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If $\overline{OE}$ is low during a $\overline{WE}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{OW})$ to allow the I/O drivers to turn off data and to be placed on the bus for the required t_{OW} . If $\overline{OE}$ is high during an $\overline{WE}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

INTEGRATED DEVICE

IDT7M4003/4013 (32K/128K x 32)
CMOS STATIC RAM MODULE


47E D 4825771 0010088 8 IDT

MILITARY AND COMMERCIAL TEMPERATURE RANGES

PACKAGE DIMENSIONS


T-46-23-14

7M4003SxxCHx



2711 drw 10


7M4013SxxCHx



2711 drw 11

7M4013SxxNH

T-46-23-14



2711 drw 12