


INTERNATIONAL RECTIFIER



AVALANCHE ENERGY RATED AND dv/dt RATED

HEXFET® TRANSISTOR

IRFM044



N-CHANNEL

60 Volt, 0.040 Ohm HEXFET

The HEXFET® technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry design achieves very low on-state resistance combined with high transconductance.

The HEXFET transistors also feature all of the well established advantages of MOSFETs such as voltage control, very fast switching, ease of paralleling and temperature stability of the electrical parameters.

They are well suited for applications such as switching power supplies and virtually any application where military and/or high reliability is required.


Product Summary

Part Number	BV _{DSS}	R _{D(on)}	I _D
IRFM044	60V	0.040Ω	35A*

FEATURES:


- Avalanche Energy Rating
- Isolated and Hermetically Sealed
- Alternative to TO-3 Package
- Simple Drive Requirements
- Ease of Paralleling
- Ceramic Eyelets

CASE STYLE AND DIMENSIONS



CAUTION

BERYLIA WARNING PER MIL-S-19500
SEE PAGE I-276



NOTES:

- 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M - 1982
- 2 ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).

Conforms to JEDEC Outline TO-254AA
Dimensions in Millimeters and (Inches)

*For leadform configurations see page I-276, fig. 15


^{*}I_D current limited by pin diameter

Absolute Maximum Ratings

Parameter	IRFM044	Units
$I_D @ V_{GS} = 10V, T_C = 25^\circ C$ Continuous Drain Current	35*	A
$I_D @ V_{GS} = 10V, T_C = 100^\circ C$ Continuous Drain Current	28	
I_{DM} Pulsed Drain Current ①	180	
$P_D @ T_C = 25^\circ C$ Max. Power Dissipation	125	W
Linear Derating Factor	1.0	W/K ⑤
V_{GS} Gate-to-Source Voltage	± 20	V
EAS Single Pulse Avalanche Energy ②	340	mJ
dv/dt Peak Diode Recovery dv/dt ③	4.5	V/ns
T_J Operating Junction Temperature Range	-55 to 150	°C
T_{STG} Storage Temperature Range	300 (0.063 in. (1.6 mm) from case for 10s)	
Lead Temperature	9.3 (typical)	g
Weight		

* I_D current limited by pin diameterElectrical Characteristics @ $T_J = 25^\circ C$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain-to-Source Breakdown Voltage	60	—	—	V	$V_{GS} = 0V, I_D = 1.0 \text{ mA}$
$\Delta BV_{DSS}/\Delta T_J$ Temperature Coefficient of Breakdown Voltage	—	0.68	—	V/°C	Reference to $25^\circ C, I_D = 1.0 \text{ mA}$
$R_{DS(on)}$ Static Drain-to-Source On-State Resistance	—	—	0.040	Ω	$V_{GS} = 10V, I_D = 28A$ ④
	—	—	0.050		$V_{GS} = 10V, I_D = 35A$
$V_{GS(th)}$ Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$
g_f Forward Transconductance	17	—	—	S (Ω)	$V_{DS} \geq 15V, I_{DS} = 28A$ ④
I_{DSS} Zero Gate Voltage Drain Current	—	—	25	μA	$V_{DS} = 0.8 \times \text{Max. Rating}, V_{GS} = 0V$
	—	—	250		$V_{DS} = 0.8 \times \text{Max. Rating}$
I_{GSS} Gate-to-Source Leakage Forward	—	—	100	nA	$V_{GS} = 20V$
I_{GSS} Gate-to-Source Leakage Reverse	—	—	-100		$V_{GS} = -20V$
Q_g Total Gate Charge	39	—	88	nC	$V_{GS} = 10V, I_D = 35A$
Q_{gs} Gate-to-Source Charge	6.7	—	15		$V_{DS} = 0.5 \times \text{Max. Rating}$
Q_{gd} Gate-to-Drain ("Miller") Charge	18	—	52		See Fig. 6 and 14
$t_d(on)$ Turn-On Delay Time	—	—	23	ns	$V_{DD} = 30V, I_D = 35A, R_G = 9.1\Omega$
t_r Rise Time	—	—	130		
$t_d(off)$ Turn-Off Delay Time	—	—	81		
t_f Fall Time	—	—	79		
L_D Internal Drain Inductance	—	8.7	—	nH	Measured from the drain lead, 6 mm (0.25 in.) from package to center of die.
L_S Internal Source Inductance	—	8.7	—		Measured from the source lead, 6 mm (0.25 in.) from package to source bonding pad.
C_{iss} Input Capacitance	—	2400	—	pF	$V_{GS} = 0V, V_{DS} = 25V$
C_{oss} Output Capacitance	—	1100	—		$f = 1.0 \text{ MHz}$
C_{rss} Reverse Transfer Capacitance	—	230	—		See Fig. 5
C_{DC} Drain-to-Case Capacitance	—	12	—		



Source-Drain Diode Ratings and Characteristics

Parameter	Min.	Typ.	Max.	Units	Test Conditions
I _S Continuous Source Current (Body Diode)	—	—	35*	A	Modified MOSFET symbol showing the integral Reverse p-n junction rectifier.
I _{SM} Pulsed Source Current (Body Diode) ①	—	—	180		
V _{SD} Diode Forward Voltage	—	—	2.5	V	T _J = 25°C, I _S = 35A, V _{GS} = 0V ④
t _{rr} Reverse Recovery Time	—	—	220	nS	T _J = 25°C, I _F = 35A, di/dt ≤ 100 A/μs ④
Q _{RR} Reverse Recovery Charge	—	—	1.6	μC	V _{DD} ≤ 50V
t _{on} Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

*I_S current limited by pin diameter

Thermal Resistance

Parameter	Min.	Typ.	Max.	Units	Test Conditions
R _{thJC} Junction-to-Case	—	—	1.0		
R _{thCS} Case-to-Sink	—	0.21	—	K/W ⑤	Mounting surface flat, smooth, and greased
R _{thJA} Junction-to-Ambient	—	—	48		Typical socket mount

① Repetitive Rating; Pulse width limited by maximum junction temperature (see figure 9). Refer to current HEXFET reliability report

③ I_{SD} ≤ 35A, di/dt ≤ 100 A/μs, V_{DD} ≤ BV_{DSS}, T_J ≤ 150°C
Suggested R_G = 9.1Ω

⑤ K/W = °C/W
W/K = W/°C

② @ V_{DD} = 25V, Starting T_J = 25°C, L ≥ 320 μH, R_G = 25Ω, Peak I_L = 35A

④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%




Fig. 1 — Typical Output Characteristics, $T_C = 25^\circ\text{C}$ Fig. 2 — Typical Output Characteristics, $T_C = 150^\circ\text{C}$ 

Fig. 3 — Typical Transfer Characteristics




Fig. 4 — Normalized On-Resistance Vs. Temperature




Fig. 5 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 6 — Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Maximum Safe Operating Area




Fig. 9 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 10 — Maximum Drain Current Vs. Case Temperature




Fig. 11a — Switching Time Test Circuit




Fig. 11b — Switching Time Waveforms




Fig. 12a — Unclamped Inductive Test Circuit




Fig. 12b — Unclamped Inductive Waveforms






Fig. 12c — Maximum Avalanche Energy Vs. Starting Junction Temperature

Fig. 13 — Peak Diode Recovery dv/dt Test Circuit




Fig. 14a — Basic Gate Charge Waveform




Fig. 14b — Gate Charge Test Circuit




Fig. 15 — Optional Leadforms for Outline TO-254

BERYLIA WARNING PER MIL-S-19500

Packages containing beryllia shall not be ground, sandblasted, machined, or have other operations performed on them which will produce beryllia or beryllium dust. Furthermore, beryllium oxide packages shall not be placed in acids that will produce fumes containing beryllia.