


**FEATURES**

- ◆ Avalanche Rugged Technology
- ◆ Rugged Gate Oxide Technology
- ◆ Lower Input Capacitance
- ◆ Improved Gate Charge
- ◆ Extended Safe Operating Area
- ◆ 175°C Operating Temperature
- ◆ Lower Leakage Current: 10µA (Max.) @  $V_{DS} = 60V$
- ◆ Lower  $R_{DS(ON)}$ : 0.020Ω (Typ.)

$BV_{DSS} = 60\text{ V}$   
 $R_{DS(on)} = 0.024\Omega$   
 $I_D = 50\text{ A}$

**D<sup>2</sup>-PAK I<sup>2</sup>-PAK**

1. Gate 2. Drain 3. Source

**Absolute Maximum Ratings**

Symbol	Characteristic	Value	Units
$V_{DSS}$	Drain-to-Source Voltage	60	V
$I_D$	Continuous Drain Current ( $T_C=25^\circ\text{C}$ )	50	A
	Continuous Drain Current ( $T_C=100^\circ\text{C}$ )	35.4	
$I_{DM}$	Drain Current-Pulsed (1)	200	A
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulsed Avalanche Energy (2)	857	mJ
$I_{AR}$	Avalanche Current (1)	50	A
$E_{AR}$	Repetitive Avalanche Energy (1)	12.6	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$ (3)	5.5	V/ns
$P_D$	Total Power Dissipation ( $T_A=25^\circ\text{C}$ ) *	3.8	W
	Total Power Dissipation ( $T_C=25^\circ\text{C}$ )	126	W
	Linear Derating Factor	0.84	W/°C
$T_J, T_{STG}$	Operating Junction and Storage Temperature Range	- 55 to +175	°C
$T_L$	Maximum Lead Temp. for Soldering Purposes, 1/8. from case for 5-seconds	300	

**Thermal Resistance**

Symbol	Characteristic	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	1.19	°C/W
$R_{\theta JA}$	Junction-to-Ambient *	--	40	
$R_{\theta JA}$	Junction-to-Ambient	--	62.5	

\* When mounted on the minimum pad size recommended (PCB Mount).

Rev. B

**FAIRCHILD**  
SEMICONDUCTOR™

©1999 Fairchild Semiconductor Corporation

**Electrical Characteristics** ( $T_C=25^\circ\text{C}$  unless otherwise specified)

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	60	--	--	V	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$
$\Delta\text{BV}/\Delta T_J$	Breakdown Voltage Temp. Coeff.	--	0.063	--	$\text{V}^\circ\text{C}$	$\text{I}_D=250\mu\text{A}$ See Fig 7
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	2.0	--	4.0	V	$\text{V}_{\text{DS}}=5\text{V}, \text{I}_D=250\mu\text{A}$
$\text{I}_{\text{GSS}}$	Gate-Source Leakage , Forward	--	--	100	nA	$\text{V}_{\text{GS}}=20\text{V}$
	Gate-Source Leakage , Reverse	--	--	-100	nA	$\text{V}_{\text{GS}}=-20\text{V}$
$\text{I}_{\text{DSS}}$	Drain-to-Source Leakage Current	--	--	10	$\mu\text{A}$	$\text{V}_{\text{DS}}=60\text{V}$
		--	--	100		$\text{V}_{\text{DS}}=48\text{V}, T_C=150^\circ\text{C}$
$\text{R}_{\text{DS(on)}}$	Static Drain-Source On-State Resistance	--	--	0.024	$\Omega$	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=25\text{A}$ (4)
$\text{g}_{\text{fs}}$	Forward Transconductance	--	32.6	--	$\text{mS}$	$\text{V}_{\text{DS}}=30\text{V}, \text{I}_D=25\text{A}$ (4)
$\text{C}_{\text{iss}}$	Input Capacitance	--	1770	2300	$\text{pF}$	$\text{V}_{\text{GS}}=0\text{V}, \text{V}_{\text{DS}}=25\text{V}, f = 1\text{MHz}$ See Fig 5
$\text{C}_{\text{oss}}$	Output Capacitance	--	590	680		
$\text{C}_{\text{rss}}$	Reverse Transfer Capacitance	--	220	255		
$t_{\text{d(on)}}$	Turn-On Delay Time	--	20	40	$\text{ns}$	$\text{V}_{\text{DD}}=30\text{V}, \text{I}_D=50\text{A},$ $\text{R}_G=9.1\Omega$ See Fig 13 (4) (5)
$t_r$	Rise Time	--	16	40		
$t_{\text{d(off)}}$	Turn-Off Delay Time	--	68	140		
$t_f$	Fall Time	--	70	140		
$\text{Q}_g$	Total Gate Charge	--	64	83	$\text{nC}$	$\text{V}_{\text{DS}}=48\text{V}, \text{V}_{\text{GS}}=10\text{V},$ $\text{I}_D=50\text{A}$ See Fig 6 & Fig 12 (4) (5)
$\text{Q}_{\text{gs}}$	Gate-Source Charge	--	12.3	--		
$\text{Q}_{\text{gd}}$	Gate-Drain (. Miller.) Charge	--	23.6	--		

**Source-Drain Diode Ratings and Characteristics**


Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
$\text{I}_S$	Continuous Source Current	--	--	50	A	Integral reverse pn-diode in the MOSFET
$\text{I}_{\text{SM}}$	Pulsed-Source Current (1)	--	--	200	A	
$\text{V}_{\text{SD}}$	Diode Forward Voltage (4)	--	--	1.8	V	$T_J=25^\circ\text{C}, \text{I}_S=50\text{A}, \text{V}_{\text{GS}}=0\text{V}$
$\text{t}_{\text{rr}}$	Reverse Recovery Time	--	85	--	ns	$T_J=25^\circ\text{C}, I_F=50\text{A}$ $dI_F/dt=100\text{A}/\mu\text{s}$ (4)
$\text{Q}_{\text{rr}}$	Reverse Recovery Charge	--	0.24	--	$\mu\text{C}$	

**Notes;**


- (1) Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature
- (2)  $L=0.4\text{mH}$ ,  $I_{AS}=50\text{A}$ ,  $V_{DD}=25\text{V}$ ,  $R_G=27\Omega$ , Starting  $T_J=25^\circ\text{C}$
- (3)  $I_{SD} \leq 50\text{A}$ ,  $di/dt \leq 350\text{A}/\mu\text{s}$ ,  $V_{DD} \leq \text{BV}_{\text{DSS}}$ , Starting  $T_J=25^\circ\text{C}$
- (4) Pulse Test: Pulse Width =  $250\mu\text{s}$ , Duty Cycle  $\leq 2\%$
- (5) Essentially Independent of Operating Temperature

**FAIRCHILD**  
SEMICONDUCTOR™


**Fig 1. Output Characteristics**




**Fig 2. Transfer Characteristics**




**Fig 3. On-Resistance vs. Drain Current**




**Fig 4. Source-Drain Diode Forward Voltage**



**Fig 5. Capacitance vs. Drain-Source Voltage**



**Fig 6. Gate Charge vs. Gate-Source Voltage**










Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms





Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms



**FAIRCHILD**  
SEMICONDUCTOR™

Fig 15. Peak Diode Recovery dv/dt Test Circuit &amp; Waveforms

