

# 64K x 8 HIGH-SPEED CMOS STATIC RAM

**JUNE 1997** 

### **FEATURES**

- Pin compatible with 128K x 8 devices
- High-speed access time: 15, 20, 25, 35 ns
- Low active power: 500 mW (typical)
- · Low standby power
  - 250 μW (typical) CMOS standby
- Output Enable (OE) and two Chip Enable (CE1 and CE2) inputs for ease in applications
- Fully static operation: no clock or refresh required
- · TTL compatible inputs and outputs
- Single 5V (±10%) power supply

### **DESCRIPTION**


The *ISSI* IS61C512 is a very high-speed, low power, 65,536 word by 8-bit CMOS static RAMs. They are fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When  $\overline{CE1}$  is HIGH or CE2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 1 mW (typical) with CMOS input levels.

Easy memory expansion is provided by using two Chip Enable inputs,  $\overline{CE1}$  and CE2. The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory.

The IS61C512 is available in 32-pin 300-mil plastic DIP, SOJ and TSOP (Type I) packages.

### **FUNCTIONAL BLOCK DIAGRAM**




ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1997, Integrated Silicon Solution, Inc.

# PIN CONFIGURATION 32-Pin DIP and SOJ

#### 32 **1** VCC NC [ NC [ 31 A15 2 А14 П 30 T CE2 3 A12 🛚 29 WE 4 Г Α7 5 28 🛮 A13 27 🛮 A8 Α6 6 26 🛮 A9 П Α5 7 А4 Г 25 **A**11 8 24 🗍 ŌE А3 🗌 9 A2 🛚 23 A10 10 22 CE1 Α1 11 A0 [ 21 1/07 12 I/O0 [ 20 1/06 13 1/01 19 1/05 14 1/02 15 18 1/04 GND [ 16 17 1/03

# PIN CONFIGURATION 32-Pin TSOP



### PIN DESCRIPTIONS

A0-A15	Address Inputs
CE1	Chip Enable 1 Input
CE2	Chip Enable 2 Input
ŌĒ	Output Enable Input
WE	Write Enable Input
1/00-1/07	Input/Output
Vcc	Power
GND	Ground

### **TRUTH TABLE**

Mode	WE	CE1	CE2	ŌĒ	I/O Operation	Vcc Current
Not Selected	Х	Н	Х	Х	High-Z	lsB1, lsB2
(Power-down)	Χ	Χ	L	Χ	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	Н	High-Z	lcc1, lcc2
Read	Н	L	Н	L	Dout	lcc1, lcc2
Write	L	L	Н	Х	Din	lcc1, lcc2

### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameter	Value	Unit
<b>V</b> TERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.5	W
Іоит	DC Output Current (LOW)	20	mA

#### Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

### **OPERATING RANGE**

Range	Ambient Temperature	<b>V</b> cc
Commercial	0°C to +70°C	$5V \pm 10\%$
Industrial	–40°C to +85°C	5V ± 10%

# DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4	_	٧
<b>V</b> OL	Output LOW Voltage	Vcc = Min., loL = 8.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2.2	Vcc + 0.5	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
Li	Input Leakage	GND ≤ Vin ≤ Vcc	-2	2	μΑ
ILO	Output Leakage	GND ≤ Vouт ≤ Vcc, Outputs Disabled	-2	2	μΑ

#### Notes:

# POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

Symbol	Parameter	Test Conditions		-15 Min.	ns Max.		) ns Max.	-25 Min.	ns Max.	-35 Min.	ins Max.	Unit
lcc1	Vcc Operating Supply Current	Vcc = Max., $IouT = 0 mA, f = 0$	Com. Ind.	_	70 —		70 90	_	70 90	_	70 90	mA
lcc2	Vcc Dynamic Operating Supply Current	Vcc = Max., lout = 0 mA, f = fmax	Com. Ind.	_	125 —	_	115 135	_	105 125	_	90 115	mA
ISB1	TTL Standby Current (TTL Inputs)	$\begin{aligned} &\text{Vcc} = \text{Max.,} \\ &\text{Vin} = \text{Vih or Vil.} \\ &\overline{\text{CE1}} \geq \text{Vih or} \\ &\text{CE2} \leq \text{Vil., f} = 0 \end{aligned}$	Com. Ind.	_	25 —	<del>-</del>	25 30	_	25 30	<u>-</u>	25 30	mA
IsB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:vcc} \begin{split} & \frac{\text{Vcc} = \text{Max.,}}{\text{CE1}} \geq \text{Vcc} - 0.2\text{V,}\\ & \text{CE2} \leq 0.2\text{V,}\\ & \text{Vin} \geq \text{Vcc} - 0.2\text{V, or}\\ & \text{Vin} \leq 0.2\text{V, f} = 0 \end{split}$	Com. Ind.	_	750 —	_	750 1		750 1	_	750 1	μA mA

#### Notes

### CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	5	pF
Соит	Output Capacitance	Vout = 0V	7	pF

#### Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{CC} = 5.0V$ .

<sup>1.</sup>  $V_{\parallel} = -3.0V$  for pulse width less than 10 ns.

<sup>1.</sup> At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

# READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

		-15	ns	-20	ns	-25	ns	-35	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	15	_	20	_	25	_	35	_	ns
taa	Address Access Time	_	15	_	20	_	25	_	35	ns
toha	Output Hold Time	3	_	3	_	3	_	3	_	ns
tace1	CE1 Access Time	_	15	_	20	_	25	_	35	ns
tace2	CE2 Access Time	_	15	_	20	_	25	_	35	ns
<b>t</b> DOE	OE Access Time	_	7	_	8	_	9	_	12	ns
tlzoe <sup>(2)</sup>	OE to Low-Z Output	0	_	0	_	0	_	0	_	ns
thzoe(2)	OE to High-Z Output	0	6	0	9	0	10	0	12	ns
tLZCE1(2)	CE1 to Low-Z Output	2	_	3	_	3	_	3	_	ns
tlzce2 <sup>(2)</sup>	CE2 to Low-Z Output	2	_	3	_	3	_	3	_	ns
thzce(2)	CE1 or CE2 to High-Z Output	0	8	0	9	0	10	0	12	ns
<b>t</b> PU <sup>(3)</sup>	CE1 or CE2 to Power-Up	0	_	0	_	0	_	0	_	ns
t <sub>PD</sub> (3)	CE1 or CE2 to Power-Down	_	12	_	18	_	20	_	20	ns


#### Notes:

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
- 2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. Not 100% tested.

# **AC TEST CONDITIONS**


Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing	1.5V
and Reference Level	
Output Load	See Figures 1a and 1b

# **AC TEST LOADS**




# **AC WAVEFORMS**

# **READ CYCLE NO. 1<sup>(1,2)</sup>**



# **READ CYCLE NO. 2**<sup>(1,3)</sup>



### Notes:

- 1. WE is HIGH for a Read Cycle.
- The device is continuously selected. OE, CE1 = VIL, CE2 = VIH.
   Address is valid prior to or coincident with CE1 LOW and CE2 HIGH transitions.

# WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)


	-15	ns	-20	ns	-25	ns	-35	ns	
Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	15	_	20	_	25	_	35	_	ns
CE1 to Write End	12	_	15	_	20	_	30	_	ns
CE2 to Write End	12	_	15	_	20	_	30	_	ns
Address Setup Time to Write End	12	_	15	_	20	_	30	_	ns
Address Hold from Write End	0	_	0	_	0	_	0	_	ns
Address Setup Time	0	_	0	_	0	_	0	_	ns
WE Pulse Width	10	_	12	_	15	_	20	_	ns
Data Setup to Write End	8	_	10	_	12	_	15	_	ns
Data Hold from Write End	0	_	0	_	0	_	0	_	ns
WE LOW to High-Z Output	_	7	_	10	_	12	_	8	ns
WE HIGH to Low-Z Output	2	_	2	_	2	_	2	_	ns
	Write Cycle Time  CE1 to Write End  CE2 to Write End  Address Setup Time to Write End  Address Hold from Write End  Address Setup Time  WE Pulse Width  Data Setup to Write End  Data Hold from Write End  WE LOW to High-Z Output	Parameter         Min.           Write Cycle Time         15           CE1 to Write End         12           CE2 to Write End         12           Address Setup Time to Write End         12           Address Hold from Write End         0           WE Pulse Width         10           Data Setup to Write End         8           Data Hold from Write End         0           WE LOW to High-Z Output         —	Write Cycle Time         15         —           CE1 to Write End         12         —           CE2 to Write End         12         —           Address Setup Time to Write End         12         —           Address Hold from Write End         0         —           Address Setup Time         0         —           WE Pulse Width         10         —           Data Setup to Write End         8         —           Data Hold from Write End         0         —           WE LOW to High-Z Output         7	Parameter         Min.         Max.         Min.           Write Cycle Time         15         —         20           CE1 to Write End         12         —         15           CE2 to Write End         12         —         15           Address Setup Time to Write End         12         —         15           Address Hold from Write End         0         —         0           Address Setup Time         0         —         0           WE Pulse Width         10         —         12           Data Setup to Write End         8         —         10           Data Hold from Write End         0         —         0           WE LOW to High-Z Output         —         7         —	Parameter         Min.         Max.         Min.         Max.           Write Cycle Time         15         —         20         —           CE1 to Write End         12         —         15         —           CE2 to Write End         12         —         15         —           Address Setup Time to Write End         0         —         0         —           Address Hold from Write End         0         —         0         —           Address Setup Time         0         —         0         —           WE Pulse Width         10         —         12         —           Data Setup to Write End         8         —         10         —           Data Hold from Write End         0         —         0         —           WE LOW to High-Z Output         —         7         —         10	Parameter         Min.         Max.         Min.         Max.         Min.           Write Cycle Time         15         —         20         —         25           CE1 to Write End         12         —         15         —         20           CE2 to Write End         12         —         15         —         20           Address Setup Time to Write End         12         —         15         —         20           Address Hold from Write End         0         —         0         —         0           Address Setup Time         0         —         0         —         0           WE Pulse Width         10         —         12         —         15           Data Setup to Write End         8         —         10         —         12           Data Hold from Write End         0         —         0         —         0           WE LOW to High-Z Output         —         7         —         10         —	Parameter         Min.         Max.         Min.         Max.         Min.         Max.           Write Cycle Time         15         —         20         —         25         —           CE1 to Write End         12         —         15         —         20         —           CE2 to Write End         12         —         15         —         20         —           Address Setup Time to Write End         0         —         0         —         0         —           Address Hold from Write End         0         —         0         —         0         —           WE Pulse Width         10         —         12         —         15         —           Data Setup to Write End         8         —         10         —         12         —           Data Hold from Write End         0         —         0         —         0         —           WE LOW to High-Z Output         —         7         —         10         —         12	Parameter         Min.         Max.         Min.         Min.	Parameter         Min.         Max.         Min.

#### Notes


- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
- 2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- 4. Tested with OE HIGH.

### **AC WAVEFORMS**

# WRITE CYCLE NO. 1 (WE Controlled)(1,2)



# WRITE CYCLE NO. 2 (CE1, CE2 Controlled)(1,2)



### Notes:

- 1. The internal write time is defined by the overlap of  $\overline{CE1}$  LOW, CE2 HIGH and  $\overline{WE}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. 2. I/O will assume the High-Z state if  $\overline{OE}$  = HIGH.

# **ORDERING INFORMATION: IS61C512** Commercial Range: 0°C to + 70°C

Speed (ns)	Order Part No.	Package
15	IS61C512-15J	300-mil SOJ
15	IS61C512-15N	300-mil Plastic DIP
15	IS61C512-15T	TSOP (Type I)
20	IS61C512-20J	300-mil SOJ
20	IS61C512-20N	300-mil Plastic DIP
20	IS61C512-20T	TSOP (Type I)
25	IS61C512-25J	300-mil SOJ
25	IS61C512-25N	300-mil Plastic DIP
25	IS61C512-25T	TSOP (Type I)
35	IS61C512-35J	300-mil SOJ
35	IS61C512-35N	300-mil Plastic DIP
35	IS61C512-35T	TSOP (Type I)

# **ORDERING INFORMATION: IS61C512** Industrial Range: -40°C to + 85°C

15 IS61C512-15TI TSOP (Type I)  20 IS61C512-20JI 300-mil SOJ 20 IS61C512-20NI 300-mil Plastic DIF 20 IS61C512-20TI TSOP (Type I)  25 IS61C512-25JI 300-mil SOJ 25 IS61C512-25NI 300-mil Plastic DIF 25 IS61C512-25TI TSOP (Type I)  35 IS61C512-35JI 300-mil SOJ	Speed (ns)	Order Part No.	Package
15 IS61C512-15TI TSOP (Type I)  20 IS61C512-20JI 300-mil SOJ 20 IS61C512-20NI 300-mil Plastic DIF 20 IS61C512-20TI TSOP (Type I)  25 IS61C512-25JI 300-mil SOJ 25 IS61C512-25NI 300-mil Plastic DIF 25 IS61C512-25TI TSOP (Type I)  35 IS61C512-35JI 300-mil SOJ 35 IS61C512-35NI 300-mil Plastic DIF	15	IS61C512-15JI	300-mil SOJ
20 IS61C512-20JI 300-mil SOJ 20 IS61C512-20NI 300-mil Plastic DIF 20 IS61C512-20TI TSOP (Type I) 25 IS61C512-25JI 300-mil SOJ 25 IS61C512-25NI 300-mil Plastic DIF 25 IS61C512-25TI TSOP (Type I) 35 IS61C512-35JI 300-mil SOJ 35 IS61C512-35NI 300-mil Plastic DIF	15	IS61C512-15NI	300-mil Plastic DIP
20 IS61C512-20NI 300-mil Plastic DIF 20 IS61C512-20TI TSOP (Type I) 25 IS61C512-25JI 300-mil SOJ 25 IS61C512-25NI 300-mil Plastic DIF 25 IS61C512-25TI TSOP (Type I) 35 IS61C512-35JI 300-mil SOJ 35 IS61C512-35NI 300-mil Plastic DIF	15	IS61C512-15TI	TSOP (Type I)
20 IS61C512-20TI TSOP (Type I)  25 IS61C512-25JI 300-mil SOJ  25 IS61C512-25NI 300-mil Plastic DIF  25 IS61C512-25TI TSOP (Type I)  35 IS61C512-35JI 300-mil SOJ  35 IS61C512-35NI 300-mil Plastic DIF	20	IS61C512-20JI	300-mil SOJ
25 IS61C512-25JI 300-mil SOJ 25 IS61C512-25NI 300-mil Plastic DIF 25 IS61C512-25TI TSOP (Type I) 35 IS61C512-35JI 300-mil SOJ 35 IS61C512-35NI 300-mil Plastic DIF	20	IS61C512-20NI	300-mil Plastic DIP
25 IS61C512-25NI 300-mil Plastic DIF 25 IS61C512-25TI TSOP (Type I) 35 IS61C512-35JI 300-mil SOJ 35 IS61C512-35NI 300-mil Plastic DIF	20	IS61C512-20TI	TSOP (Type I)
25 IS61C512-25TI TSOP (Type I)  35 IS61C512-35JI 300-mil SOJ 35 IS61C512-35NI 300-mil Plastic DIF	25	IS61C512-25JI	300-mil SOJ
35 IS61C512-35JI 300-mil SOJ 35 IS61C512-35NI 300-mil Plastic DIF	25	IS61C512-25NI	300-mil Plastic DIP
35 IS61C512-35NI 300-mil Plastic DIF	25	IS61C512-25TI	TSOP (Type I)
	35	IS61C512-35JI	300-mil SOJ
35 IS61C512-35TI TSOP (Type I)	35	IS61C512-35NI	300-mil Plastic DIP
	35	IS61C512-35TI	TSOP (Type I)

ISSI\*

#### NOTICE

Integrated Silicon Solution, Inc., reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. Integrated Silicon Solution, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, Integrated Silicon Solution, Inc. shall not be liable for any damages arising as a result of any error or omission.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of Integrated Silicon Solution, Inc. is adequately protected under the circumstances.

Copyright 1996 Integrated Silicon Solution, Inc.

Reproduction in whole or in part, without the prior written consent of Integrated Silicon Solution, Inc., is prohibited.



# Integrated Silicon Solution, Inc.

2231 Lawson Lane Santa Clara, CA 95054 Fax: (408) 588-0806

Toll Free: 1-800-379-4774 http://www.issiusa.com