

32K x 8 LOW POWER CMOS STATIC RAM

FEATURES

- Access time: 45, 70, 100 ns
- Low active power: 200 mW (typical)
- Low standby power
 - 250 μ W (typical) CMOS standby
 - 28 mW (typical) TTL standby
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single 5V power supply

DESCRIPTION


The *ISSI* IS62C256 is a low power, 32,768 word by 8-bit CMOS static RAM. It is fabricated using *ISSI*'s high-performance, low power CMOS technology.

When $\overline{CE}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250 μ W (typical) at CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable ($\overline{CE}$) input and an active LOW Output Enable ($\overline{OE}$) input. The active LOW Write Enable ($\overline{WE}$) controls both writing and reading of the memory.

The IS62C256 is pin compatible with other 32K X 8 SRAMs in 600-mil PDIP, 450-mil plastic SOP, or TSOP package.


FUNCTIONAL BLOCK DIAGRAM



ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1995, Integrated Silicon Solution, Inc.


PIN CONFIGURATION

28-Pin DIP and SOP



PIN CONFIGURATION

28-Pin TSOP



PIN DESCRIPTIONS

A0-A14	Address Inputs
$\overline{CE}$	Chip Enable Input
$\overline{OE}$	Output Enable Input
$\overline{WE}$	Write Enable Input
I/O0-I/O7	Input/Output
Vcc	Power
GND	Ground

TRUTH TABLE

Mode	$\overline{WE}$	$\overline{CE}$	$\overline{OE}$	I/O Operation	Vcc Current
Not Selected (Power-down)	X	H	X	High-Z	Isb1, Isb2
Output Disabled	H	L	H	High-Z	Icc1, Icc2
Read	H	L	L	DOUT	Icc1, Icc2
Write	L	L	X	DIN	Icc1, Icc2

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	0.5	W
I _{OUT}	DC Output Current (LOW)	20	mA

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Industrial	−40°C to +85°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = −1.0 mA	2.4	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 2.1 mA	—	0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage ⁽¹⁾		−0.3	0.8	V
I _{LI}	Input Leakage	GND ≤ V _{IN} ≤ V _{CC}	Com. Ind.	−2 10	2 μA
I _{LO}	Output Leakage	GND ≤ V _{OUT} ≤ V _{CC} , Outputs Disabled	Com. Ind.	−2 10	2 μA

Notes:

1. V_{IL} = −3.0V for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		−45 ns		−70 ns		−100 ns		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
I _{CC1}	V _{CC} Operating Supply Current	V _{CC} = Max., $\overline{CE}$ = V _{IL} I _{OUT} = 0 mA, f = 0	Com.	—	60	—	60	—	60	mA
			Ind.	—	70	—	70	—	70	
I _{CC2}	V _{CC} Dynamic Operating Supply Current	V _{CC} = Max., $\overline{CE}$ = V _{IL} I _{OUT} = 0 mA, f = f _{MAX}	Com.	—	70	—	65	—	65	mA
			Ind.	—	80	—	75	—	75	
I _{SB1}	TTL Standby Current (TTL Inputs)	V _{CC} = Max., V _{IN} = V _{IH} or V _{IL} $\overline{CE} \geq V_{IH}$, f = 0	Com.	—	5	—	5	—	5	mA
			Ind.	—	10	—	10	—	10	
I _{SB2}	CMOS Standby Current (CMOS Inputs)	V _{CC} = Max., $\overline{CE} \geq V_{CC} - 0.2V$, V _{IN} ≥ V _{CC} − 0.2V, or V _{IN} ≤ 0.2V, f = 0	Com.	—	0.5	—	0.5	—	0.5	mA
			Ind.	—	1.0	—	1.0	—	1.0	

Notes:

1. At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	10	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz, V_{CC} = 5.0V.

DATA RETENTION CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min.	Max.	Units
V_{DR}	V_{CC} for retention of data		2.0	—	V
I_{DR1}	Data retention current	$V_{DR} = 3.0V$, $T_A = 0^{\circ}C$ to $+25^{\circ}C$	—	200	μA
I_{DR2}	Data retention current	$V_{DR} = 3.0V$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$	—	200	μA

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	-45 ns		-70 ns		-100 ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{RC}	Read Cycle Time	45	—	70	—	100	—	ns
t_{AA}	Address Access Time	—	45	—	70	—	100	ns
t_{OHA}	Output Hold Time	2	—	2	—	2	—	ns
t_{ACE}	$\overline{CE}$ Access Time	—	45	—	70	—	100	ns
t_{DOE}	$\overline{OE}$ Access Time	—	25	—	35	—	50	ns
$t_{LZOE}^{(2)}$	$\overline{OE}$ to Low-Z Output	0	—	0	—	0	—	ns
$t_{HZOE}^{(2)}$	$\overline{OE}$ to High-Z Output	0	20	0	25	0	25	ns
$t_{LZCE}^{(2)}$	$\overline{CE}$ to Low-Z Output	3	—	3	—	3	—	ns
$t_{HZCE}^{(2)}$	$\overline{CE}$ to High-Z Output	0	20	0	25	0	25	ns
$t_{PU}^{(3)}$	$\overline{CE}$ to Power-Up	0	—	0	—	0	—	ns
$t_{PD}^{(3)}$	$\overline{CE}$ to Power-Down	—	30	—	50	—	50	ns

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
2. Tested with the load in Figure 1b. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
3. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1a and 1b

AC TEST LOADS




Figure 1a.






Figure 1b.

AC WAVEFORMS

READ CYCLE NO. 1^(1,2)READ CYCLE NO. 2^(1,3)**Notes:**


1. $\overline{WE}$ is HIGH for a Read Cycle.
2. The device is continuously selected. $\overline{OE}$, $\overline{CE} = V_{IL}$.
3. Address is valid prior to or coincident with $\overline{CE}$ LOW transitions.


WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)

Symbol	Parameter	-45 ns		-70ns		-100 ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{WC}	Write Cycle Time	45	—	70	—	100	—	ns
t_{SCE}	$\overline{CE}$ to Write End	35	—	60	—	80	—	ns
t_{AW}	Address Setup Time to Write End	25	—	60	—	80	—	ns
t_{HA}	Address Hold from Write End	0	—	0	—	0	—	ns
t_{SA}	Address Setup Time	0	—	0	—	0	—	ns
$t_{PWE}^{(4)}$	$\overline{WE}$ Pulse Width	25	—	55	—	60	—	ns
t_{SD}	Data Setup to Write End	20	—	30	—	35	—	ns
t_{HD}	Data Hold from Write End	0	—	0	—	0	—	ns

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
2. Tested with the load in Figure 1b. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of $\overline{CE}$ LOW and $\overline{WE}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
4. Tested with $\overline{OE}$ HIGH.

AC WAVEFORMS**WRITE CYCLE NO. 1 ($\overline{WE}$ Controlled)^(1,2)**

WRITE CYCLE NO. 2 ($\overline{\text{CE}}$ Controlled)^(1,2)**Notes:**

1. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
2. I/O will assume the High-Z state if $\overline{\text{OE}} \geq V_{IH}$.

ORDERING INFORMATION**Commerical Range: 0°C to +70°C**

Speed (ns)	Order Part No.	Package
45	IS62C256-45W	600-mil Plastic DIP
45	IS62C256-45T	TSOP
45	IS62C256-45U	450-mil Plastic SOP
70	IS62C256-70W	600-mil Plastic DIP
70	IS62C256-70T	TSOP
70	IS62C256-70U	450-mil Plastic SOP
100	IS62C256-100W	600-mil Plastic DIP
100	IS62C256-100T	TSOP
100	IS62C256-100U	450-mil Plastic SOP

ORDERING INFORMATION**Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
45	IS62C256-45WI	600-mil Plastic DIP
45	IS62C256-45TI	TSOP
45	IS62C256-45UI	450-mil Plastic SOP
70	IS62C256-70WI	600-mil Plastic DIP
70	IS62C256-70TI	TSOP
70	IS62C256-70UI	450-mil Plastic SOP
100	IS62C256-100WI	600-mil Plastic DIP
100	IS62C256-100TI	TSOP
100	IS62C256-100UI	450-mil Plastic SOP