

# ispLSI® 2032V

#### 3.3V High Density Programmable Logic

#### **Features**

#### HIGH DENSITY PROGRAMMABLE LOGIC

- 1000 PLD Gates
- 32 I/O Pins, Two Dedicated Inputs
- 32 Registers
- High Speed Global Interconnect
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Random Logic
- 3.3V LOW VOLTAGE 2032 ARCHITECTURE
- Interfaces With Standard 5V TTL Devices
- 60 mA Typical Active Current
- Fuse Map Compatible with 5V ispLSI 2032
- HIGH PERFORMANCE E2CMOS® TECHNOLOGY
- fmax = 100 MHz Maximum Operating Frequency
- tpd = 7.5 ns Propagation Delay
- Electrically Erasable and Reprogrammable
- Non-Volatile
- 100% Tested at Time of Manufacture


#### • IN-SYSTEM PROGRAMMABLE

- 3.3V In-System Programmability Using Boundary Scan Test Access Port (TAP)
- Open-Drain Output Option for Flexible Bus Interface Capability, Allowing Easy Implementation of Wired-OR or Bus Arbitration Logic
- Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality

#### THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAs

- Enhanced Pin Locking Capability
- Three Dedicated Clock Input Pins
- Synchronous and Asynchronous Clocks
- Programmable Output Slew Rate Control
- Flexible Pin Placement
- Optimized Global Routing Pool Provides Global Interconnectivity
- ispDesignEXPERT™ LOGIC COMPILER AND COM-PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
  - Superior Quality of Results
- Tightly Integrated with Leading CAE Vendor Tools
- Productivity Enhancing Timing Analyzer, Explore Tools, Timing Simulator and ispANALYZER™
- PC and UNIX Platforms

#### **Functional Block Diagram**



## **Description**

The ispLSI 2032V is a High Density Programmable Logic Device that can be used in both 3.3V and 5V systems. The device contains 32 Registers, 32 Universal I/O pins, two Dedicated Input Pins, three Dedicated Clock Input Pins, one dedicated Global OE input pin and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2032V features in-system programmability through the Boundary Scan Test Access Port (TAP). The ispLSI 2032V offers non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.


The basic unit of logic on the ispLSI 2032V device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. A7 (see Figure 1). There are a total of eight GLBs in the ispLSI 2032V device. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.

Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



#### **Functional Block Diagram**

Figure 1. ispLSI 2032V Functional Block Diagram



The device also has 32 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, output or bidirectional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise. Device pins can be safely driven to 5 Volt signal levels to support mixed-voltage systems.

Eight GLBs, 32 I/O cells, two dedicated inputs and two ORPs are connected together to make a Megablock (see Figure 1). The outputs of the eight GLBs are connected to a set of 32 universal I/O cells by the ORP. Each ispLSI 2032V device contains one Megablock.

The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 2032V device are selected using the dedicated clock pins. Three dedicated clock pins (Y0, Y1, Y2) or an asynchronous clock can be selected on a GLB

basis. The asynchronous or Product Term clock can be generated in any GLB for its own clock.

#### **Programmable Open-Drain Outputs**

In addition to the standard output configuration, the outputs of the ispLSI 2032V are individually programmable, either as a standard totem-pole output or an open-drain output. The totem-pole output drives the specified Voh and Vol levels, whereas the open-drain output drives only the specified Vol. The Voh level on the open-drain output depends on the external loading and pull-up. This output configuration is controlled by a programmable fuse. When this fuse is erased (JEDEC "1"), the output is configured as a totem-pole output. When this fuse is programmed (JEDEC "0"), the output is configured as an open-drain. The default configuration when the device is in bulk erased state is totem-pole configuration. The open-drain/totem-pole option is selectable through the ispDesignEXPERT software tools.



### Absolute Maximum Ratings 1

## **DC Recommended Operating Condition**

SYMBOL	PA	MIN.	MAX.	UNITS		
<b>V</b> CC	Cupply Voltogo	Commercial $T_A = 0^{\circ}C$ to + 70°C		3.0	3.6	V
VCC	Supply Voltage	Industrial	$T_A = -40^{\circ}C \text{ to } + 85^{\circ}C$	3.0	3.6	٧
<b>V</b> IL	Input Low Voltage			V <sub>SS</sub> -0.5	0.8	V
<b>V</b> IH	Input High Voltage			2.0	5.25	٧

Table 2 - 0005/2032LV

### Capacitance (T<sub>A</sub>=25°C, f=1.0 MHz)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
<b>C</b> <sub>1</sub>	Dedicated Input Capacitance	8	pf	$V_{CC} = 3.3V, V_{IN} = 2.0V$
<b>C</b> <sub>2</sub>	I/O Capacitance	8	pf	$V_{CC} = 3.3V, V_{I/O} = 2.0V$
<b>C</b> <sub>3</sub>	Clock and Global Output Enable Capacitance	13	pf	$V_{CC} = 3.3V, V_{Y} = 2.0V$
	1			Toble 2 0006/20221

Table 2-0006/2032LV

## **Data Retention Specifications**

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	_	Years
ispLSI Erase/Reprogram Cycles	10000	_	Cycles

Table 2-0008A-2032-isp

<sup>1.</sup> Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

## **Switching Test Conditions**


Input Pulse Levels	GND to 3.0V
Input Rise and Fall Time 10% to 90%	≤ 1.5 ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2
2 state levels are measured 0.51/ from	Table 2-0003/2032V/LV

3-state levels are measured 0.5V from steady-state active level.

## **Output Load Conditions (see figure 2)**

•	TEST CONDITION	R1	R2	CL
Α		316Ω	348Ω	35pF
В	Active High	∞	348Ω	35pF
В	Active Low	316Ω	348Ω	35pF
	Active High to Z at <b>V</b> <sub>OH</sub> -0.5V	∞	348Ω	5pF
С	Active Low to Z at <b>V</b> <sub>OL</sub> +0.5V	316Ω	348Ω	5pF

#### Figure 2. Test Load



\*CL includes Test Fixture and Probe Capacitance.

#### **DC Electrical Characteristics**

#### **Over Recommended Operating Conditions**

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. <sup>3</sup>	MAX.	UNITS
<b>V</b> OL	Output Low Voltage	I <sub>OL</sub> = 8 mA	_	_	0.4	V
<b>V</b> OH	Output High Voltage	I <sub>OH</sub> = -4 mA	2.4	_	_	V
<b>I</b> IL	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL} (Max.)$	_	_	-10	μΑ
Iн	Input or I/O High Leakage Current	$(V_{CC} - 0.2)V \le V_{IN} \le V_{CC}$	_	_	10	μΑ
		$V_{CC} \le V_{IN} \le 5.25V$	_	_	50	mA
IL-isp	ispEN Input Low Leakage Current	$0V \le V_{IN} \le V_{IL}$	_	_	-150	μΑ
IL-PU	I/O Active Pull-Up Current	$0V \le V_{IN} \le V_{IL}$	_	_	-150	μΑ
los1	Output Short Circuit Current	$V_{CC} = 3.3V, V_{OUT} = 0.5V$	_	-	-100	mA
ICC <sup>2, 4</sup>	Operating Power Supply Current	$V_{IL}$ = 0.0V, $V_{IH}$ = 3.0V $f_{TOGGLE}$ = 1 MHz	_	60	_	mA

Table 2-0007/2032V

- 1. One output at a time for a maximum duration of one second. V<sub>OUT</sub> = 0.5V was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.
- 2. Measured using two 16-bit counters.
- 3. Typical values are at  $V_{CC}$  = 3.3V and  $T_A$  = 25°C.
- 4. Maximum I<sub>CC</sub> varies widely with specific device configuration and operating frequency. Refer to Power Consumption section of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum I<sub>CC</sub>.

## **External Timing Parameters**

#### **Over Recommended Operating Conditions**

DADAMETED TEST		<b>#</b> <sup>2</sup>	PEODINTION <sup>1</sup>		00	-80		-60		LINUTS
PARAMETER	COND.	#	DESCRIPTION <sup>1</sup>	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
<b>t</b> pd1	Α	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	_	7.5	1	10.0	_	15.0	ns
<b>t</b> pd2	Α	2	Data Propagation Delay	_	12.0	_	15.0	_	20.0	ns
<b>f</b> max	Α	3	Clock Frequency with Internal Feedback <sup>3</sup>	100	_	80.0	_	61.7	Y	MHz
<b>f</b> max (Ext.)	_	4	Clock Frequency with External Feedback $\left(\frac{1}{tsu2 + tco1}\right)$	83.3	_	64.5	_	51.3	<b>(-)</b>	MHz
<b>f</b> max (Tog.)	_	5	Clock Frequency, Max. Toggle	125	1	100	-	71.4	1	MHz
<b>t</b> su1	_	6	GLB Reg. Setup Time before Clock, 4 PT Bypass	5.5	_	7.0		9.0	_	ns
<b>t</b> co1	Α	7	GLB Reg. Clock to Output Delay, ORP Bypass	_	5.0	1	6.5	_	8.5	ns
<b>t</b> h1	_	8	GLB Reg. Hold Time after Clock, 4 PT Bypass	0.0	_	0.0		0.0	_	ns
<b>t</b> su2	_	9	GLB Reg. Setup Time before Clock	7.0	1	9.0	_	11.0	_	ns
<b>t</b> co2	_	10	GLB Reg. Clock to Output Delay	-	6.5	1	7.5	-	9.5	ns
<b>t</b> h2	_	11	GLB Reg. Hold Time after Clock	0.0	7	0.0	_	0.0	_	ns
<b>t</b> r1	Α	12	Ext. Reset Pin to Output Delay	-	12.0	ı	14.0	_	16.0	ns
<b>t</b> rw1	_	13	Ext. Reset Pulse Duration	5.0	_	7.0	_	8.0	_	ns
<b>t</b> ptoeen	В	14	Input to Output Enable	_	13.0	_	15.0	_	18.0	ns
<b>t</b> ptoedis	С	15	Input to Output Disable	_	13.0	1	15.0	_	18.0	ns
<b>t</b> goeen	В	16	Global OE Output Enable	_	7.5	-	10.0	-	12.0	ns
<b>t</b> goedis	С	17	Global OE Output Disable	_	7.5	-	10.0	-	12.0	ns
<b>t</b> wh	_	18	External Synchronous Clock Pulse Duration, High	4.0	_	5.0	_	7.0	_	ns
<b>t</b> wl	_	19	External Synchronous Clock Pulse Duration, Low	4.0	_	5.0	_	7.0	_	ns

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

2. Refer to Timing Model in this data sheet for further details.

3. Standard 16-bit counter using GRP feedback.

4. Reference Switching Test Conditions section.

Table 2-0030/2032V

## Internal Timing Parameters<sup>1</sup>

## **Over Recommended Operating Conditions**

DADAMETER	# <sup>2</sup>	DESCRIPTION	-1	-100		30	-60		LINUTO
PARAMETER	TER # <sup>2</sup> DESCRIPTION		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
Inputs									Co
<b>t</b> io	20	Input Buffer Delay	_	0.2	_	0.4	_	0.6	ns
<b>t</b> din	21	Dedicated Input Delay	_	0.6	_	1.3	_	1.4	ns
GRP									
<b>t</b> grp	22	GRP Delay	_	0.7	_	1.2		2.1	ns
GLB									
<b>t</b> 4ptbpc	23	4 Product Term Bypass Path Delay (Combinatorial)	_	4.6	-	5.8		9.6	ns
<b>t</b> 4ptbpr	24	4 Product Term Bypass Path Delay (Registered)	_	6.0		7.5	_	10.3	ns
<b>t</b> 1ptxor	25	1 Product Term/XOR Path Delay	_	6.7	-	9.2	_	12.3	ns
<b>t</b> 20ptxor	26	20 Product Term/XOR Path Delay	- ,	7.5	3-	9.5	_	12.3	ns
<b>t</b> xoradj	27	XOR Adjacent Path Delay <sup>3</sup>	-	8.5	_	11.3	_	14.4	ns
<b>t</b> gbp	28	GLB Register Bypass Delay		0.3	_	0.3	_	1.3	ns
<b>t</b> gsu	29	GLB Register Setup Time befor Clock	0.1	_	0.2	_	0.2	_	ns
<b>t</b> gh	30	GLB Register Hold Time after Clock	3.8	_	5.4	_	8.0	_	ns
<b>t</b> gco	31	GLB Register Clock to Output Delay	_	1.5	_	1.6	_	1.6	ns
<b>t</b> gro	32	GLB Register Reset to Output Delay	_	2.2	_	2.5	_	2.8	ns
<b>t</b> ptre	33	GLB Product Term Reset to Register Delay	-	3.8	_	5.6	_	9.3	ns
<b>t</b> ptoe	34	GLB Product Term Output Enable to I/O Cell Delay	_	7.2	_	8.5	_	10.4	ns
<b>t</b> ptck	35	GLB Product Term Clock Delay	3.0	4.4	3.8	5.6	6.5	9.3	ns
ORP									
<b>t</b> orp	36	ORP Delay	_	1.4	_	1.4	_	1.5	ns
<b>t</b> orpbp	37	ORP Bypass Delay	_	0.1	_	0.4	_	0.5	ns
Outputs	•	0.2	•						
<b>t</b> ob	38	Output Buffer Delay	_	1.9	_	2.2	_	2.2	ns
<b>t</b> sl	39	Output Slew Limited Delay Adder	-	11.9	_	12.2	_	12.2	ns
<b>t</b> oen	40	I/O Cell OE to Output Enabled	_	4.9	_	4.9	_	4.9	ns
<b>t</b> odis	41	I/O Cell OE to Output Disabled	_	4.9	_	4.9	_	4.9	ns
<b>t</b> goe	42	Global Output Enable	_	2.6	_	5.1	_	7.1	ns
Clocks									
tgy0	43	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	1.5	1.5	2.3	2.3	4.2	4.2	ns
<b>t</b> gy1/2	44	Clock Delay, Y1 or Y2 to Global GLB Clock Line	1.5	1.5	2.3	2.3	4.2	4.2	ns
Global Reset	•		•	•		•			
<b>t</b> gr	45	Global Reset to GLB	_	6.5	_	7.9	_	9.5	ns
		•				•			


<sup>1.</sup> Internal Timing Parameters are not tested and are for reference only.

Table 2-0036/2032V

<sup>2.</sup> Refer to Timing Model in this data sheet for further details.

<sup>3.</sup> The XOR adjacent path can only be used by hard macros.

#### ispLSI 2032V Timing Model



### Derivations of tsu, th and tco from the Product Term Clock<sup>1</sup>

**t**su = Logic + Reg su - Clock (min) = (tio + tgrp + t20ptxor) + (tgsu) - (tio + tgrp + tptck(min))= (#20 + #22 + #26) + (#29) - (#20 + #22 + #35)= (0.2 + 0.7 + 7.5) + (0.1) - (0.2 + 0.7 + 3.0)4.6 ns **t**h = Clock (max) + Reg h - Logic = (tio + tgrp + tptck(max)) + (tgh) - (tio + tgrp + t20ptxor)= (#20 + #22 + #35) + (#30) - (#20 + #22 + #26)= (0.2 + 0.7 + 4.4) + (3.8) - (0.2 + 0.7 + 7.5)0.7 ns = Clock (max) + Reg co + Output **t**co = (tio + tgrp + tptck(max)) + (tgco) + (torp + tob)= (#20 + #22 + #35) + (#31) + (#36 + #38)= (0.2 + 0.7 + 4.4) + (1.5) + (1.4 + 1.9)

Note: Calculations are based on timing specifications for the ispLSI 2032V-100.


Table 2-0042/2032V



#### **Power Consumption**

Power consumption in the ispLSI 2032V device depends on two primary factors: the speed at which the device is operating and the number of product terms used. Figure 3 shows the relationship between power and operating

Figure 3. Typical Device Power Consumption vs fmax



Typical current at 3.3V, 25° C

ICC can be estimated for the ispLSI 2032V using the following equation:

 $I_{CC}(mA) = 15 + (\# \text{ of PTs} * 0.78) + (\# \text{ of nets} * \text{Max freq} * 0.004)$ 

Where:

# of PTs = Number of product terms used in design

# of nets = Number of signals used in device

Max freq = Highest clock frequency to the device (in MHz)

The  $I_{CC}$  estimate is based on typical conditions ( $V_{CC} = 3.3V$ , room temperature) and an assumption of two GLB loads on average exists. These values are for estimates only. Since the value of ICC is sensitive to operating conditions and the program in the device, the actual ICC should be verified.

0127A/2032V

### **Power-up Considerations**

When Lattice 3.3V 2000V devices are used in mixed 5V/ 3.3V applications, some consideration needs to be given to the power-up sequence. When the I/O pins on the 3.3V ispLSI devices are driven directly by 5V devices, a low impedance path can exist on the 3.3V device between its I/O and Vcc pins when the 3.3V supply is not present. This low impedance path can cause current to flow from the 5V device into the 3.3V ispLSI device. The maximum current occurs when the signals on the I/O pins are driven high by the 5V devices. If a large enough current flows through the 3.3V I/O pins, latch-up can occur and permanent device damage may result.

This latch-up condition occurs only during the power-up sequence when the 5V supply comes up before the 3.3V supply. The Lattice 3.3V ispLSI devices are guaranteed to withstand 5V interface signals within the device operating Vcc range of 3.0V to 3.6V.

The recommended power-up options are as follows:

Option 1: Ensure that the 3.3V supply is powered-up and stable before the 5V supply is powered up.

Option 2: Ensure that the 5V device outputs are driven to a high impedance or logic low state during power-up.



## Pin Description

NAME	PLCC PIN NUMBERS	DESCRIPTION
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31	15, 16, 17, 18, 19, 20, 21, 22, 25, 26, 27, 28, 29, 30, 31, 32, 37, 38, 39, 40, 41, 42, 43, 44, 3, 4, 5, 6, 7, 8, 9, 10	Input/Output Pins — These are the general purpose I/O pins used by the logic array.
GOE 0	2	Global Output Enable input pin.
Y0	11	Dedicated Clock input. This clock input is connected to one of the clock inputs of all the GLBs on the device.
RESET/Y1	35	This pin performs two functions:  - Dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device.  - Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
ispEN	13	Input — Dedicated in-system programming Boundary Scan Enable input pin. This pin is brought low to enable the programming mode. The TMS, TDI, TDO and TCK controls become active.
TDI/IN 0	14	Input — This pin performs two functions. When ispEN is logic low, it functions as an input pin to load programming data into the device. TDI/IN0 also is used as one of the two control pins for the isp state machine. When ispEN is high, it functions as a dedicated input pin.
TMS/NC <sup>1</sup>	36	Input — When in ISP Mode, controls operation of ISP state-machine.
TDO/IN 1	24	Output/Input — This pin performs two functions. When ispEN is logic low, it functions as an output pin to read serial shift register data. When ispEN is high, it functions as a dedicated input pin.
TCK/Y2	33	Input — This pin performs two functions. When spEN is logic low, it functions as a clock pin for the Serial Shift Register. When spEN is high, it functions as a dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device.
GND	1, 23	Ground (GND)
VCC	12, 34	Vcc

NC pins are not to be connected to any active signals, VCC or GND.

Table 2-0002A/2032V



## Pin Description

NAME	TQFP PIN NUMBERS	DESCRIPTION
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31	9, 10, 11, 12, 13, 14, 15, 16, 19, 20, 21, 22, 23, 24, 25, 26, 31, 32, 33, 34, 35, 36, 37, 38, 41, 42, 43, 44, 1, 2, 3, 4	· Co
GOE 0	40	Global Output Enable input pin.
Y0	5	Dedicated Clock input. This clock input is connected to one of the clock inputs of all the GLBs on the device.
RESET/Y1	29	<ul> <li>This pin performs two functions:</li> <li>Dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device.</li> <li>Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.</li> </ul>
ispEN	7	Input — Dedicated in-system programming Boundary Scan enable input pin. This pin is brought low to enable the programming mode. The TMS, TDI, TDO and TCK controls become active.
TDI/IN 0	8	Input — This pin performs two functions. When spEN is logic low, it functions as an input pin to load programming data into the device. TDI/INO also is used as one of the two control pins for the isp state machine. When spEN is high, it functions as a dedicated input pin.
TMS/NC <sup>1</sup>	30	Input — When in ISP Mode, controls operation of ISP state-machine.
TDO/IN 1	18	Output/Input — This pin performs two functions. When ispEN is logic low, it functions as an output pin to read serial shift register data. When ispEN is high, it functions as a dedicated input pin.
TCK/Y2	27	Input — This pin performs two functions. When <code>ispEN</code> is logic low, it functions as a clock pin for the Serial Shift Register.It is a dedicated clock input when <code>ispEN</code> is logic high. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device.
GND	17, 39	Ground (GND)
VCC	6, 28	V <sub>cc</sub>

NC pins are not to be connected to any active signals, VCC or GND.


Table 2-0002B/2032V

ESIGNS



#### Pin Configuration


#### ispLSI 2032V 44-Pin PLCC Pinout Diagram



1. NC pins are not to be connected to any active signals, VCC or GND.

## Pin Configuration


#### ispLSI 2032V 44-Pin TQFP Pinout Diagram



1. NC pins are not to be connected to any active signals, VCC or GND.



## Part Number Description



### ispLSI 2032V Ordering Information

#### **COMMERCIAL**

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
	100	7.5	ispLSI 2032V-100LJ44	44-Pin PLCC
	100	7.5	ispLSI 2032V-100LT44	44-Pin TQFP
ispLSI	80	10	ispLSI 2032V-80LJ44	44-Pin PLCC
ISPEOI	80	10	ispLSI 2032V-80LT44	44-Pin TQFP
	60	15	ispLSI 2032V-60LJ44	44-Pin PLCC
	60	15	ispLSI 2032V-60LT44	44-Pin TQFP

Table 2-0041A/2032V

#### INDUSTRIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
ispLSI	60	15	ispLSI 2032V-60LJ44I	44-Pin PLCC
ispeoi	60	15	ispLSI 2032V-60LT44I	44-Pin TQFP
JSK	,50			Table 2-0041B/2032V