

Features

- ENHANCEMENTS

- ispLSI 2096A is Fully Form and Function Compatible to the ispLSI 2096, with Identical Timing Specifications and Packaging
- ispLSI 2096A is Built on an Advanced 0.35 Micron E²CMOS® Technology

- HIGH DENSITY PROGRAMMABLE LOGIC

- 4000 PLD Gates
- 96 I/O Pins, Six Dedicated Inputs
- 96 Registers
- High Speed Global Interconnect
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Random Logic

- HIGH PERFORMANCE E²CMOS® TECHNOLOGY

- f_{max} = 125 MHz Maximum Operating Frequency
- t_{pd} = 7.5 ns Propagation Delay
- TTL Compatible Inputs and Outputs
- Electrically Erasable and Reprogrammable
- Non-Volatile
- 100% Tested at Time of Manufacture
- Unused Product Term Shutdown Saves Power

- IN-SYSTEM PROGRAMMABLE

- In-System Programmable (ISP™) 5V Only
- Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
- Reprogram Soldered Devices for Faster Prototyping


- OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS

- Complete Programmable Device Can Combine Glue Logic and Structured Designs
- Enhanced Pin Locking Capability
- Three Dedicated Clock Input Pins
- Synchronous and Asynchronous Clocks
- Programmable Output Slew Rate Control to Minimize Switching Noise
- Flexible Pin Placement
- Optimized Global Routing Pool Provides Global Interconnectivity

- ispDesignEXPERT™ – LOGIC COMPILER AND COMPLETE ISP DEVICE DESIGN SYSTEMS FROM HDL SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING

- Superior Quality of Results
- Tightly Integrated with Leading CAE Vendor Tools
- Productivity Enhancing Timing Analyzer, Explore Tools, Timing Simulator and ispANALYZER™
- PC and UNIX Platforms

Functional Block Diagram




Description

The ispLSI 2096 and 2096A are High Density Programmable Logic Devices. The devices contain 96 Registers, 96 Universal I/O pins, six Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2096 and 2096A feature 5V in-system programmability and in-system diagnostic capabilities. The ispLSI 2096 and 2096A offer non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.

The basic unit of logic on these devices is the Generic Logic Block (GLB). The GLBs are labeled A0, A1...C7 (Figure 1). There are a total of 24 GLBs in the ispLSI 2096 and 2096A devices. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.

Functional Block Diagram

Figure 1. *ispLSI 2096/A* Functional Block Diagram



The devices also have 96 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise.

Eight GLBs, 32 I/O cells, two dedicated inputs and two ORPs are connected together to make a Megablock (Figure 1). The outputs of the eight GLBs are connected to a set of 32 universal I/O cells by the two ORPs. Each *ispLSI 2096* and *2096A* device contains three Megablocks.

The GRP has as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the *ispLSI 2096* and *2096A* devices are selected using the dedicated clock pins. Three dedicated clock pins (Y0, Y1, Y2) or an asynchronous clock can be selected on a GLB basis. The asynchronous or Product Term clock can be generated in any GLB for its own clock.

Absolute Maximum Ratings 1

Supply Voltage V_{CC} -0.5 to +7.0V
 Input Voltage Applied -2.5 to V_{CC} +1.0V
 Off-State Output Voltage Applied -2.5 to V_{CC} +1.0V
 Storage Temperature -65 to 150°C
 Case Temp. with Power Applied -55 to 125°C
 Max. Junction Temp. (T_J) with Power Applied ... 150°C

- Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Condition

SYMBOL	PARAMETER		MIN.	MAX.	UNITS
V_{CC}	Supply Voltage	Commercial $T_A = 0^{\circ}C$ to $+70^{\circ}C$	4.75	5.25	V
		Industrial $T_A = -40^{\circ}C$ to $+85^{\circ}C$	4.5	5.5	V
V_{IL}	Input Low Voltage		0	0.8	V
V_{IH}	Input High Voltage		2.0	$V_{CC}+1$	V

Table 2 - 0005/2096

Capacitance ($T_A=25^{\circ}C$, $f=1.0$ MHz)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C_1	I/O and Dedicated Input Capacitance	8	pf	$V_{CC}= 5.0V$, $V_{I/O, IN}= 2.0V$
C_2	Clock Capacitance	15	pf	$V_{CC}= 5.0V$, $V_Y= 2.0V$

Table 2-0006a

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	—	Years
Erase/Reprogram Cycles	10000	—	Cycles

Table 2-0008A-isP

Switching Test Conditions

Input Pulse Levels		GND to 3.0V	
Input Rise and Fall Time 10% to 90%	-125	≤ 2 ns	
	Others	≤ 3 ns	
Input Timing Reference Levels		1.5V	
Output Timing Reference Levels		1.5V	
Output Load		See Figure 2	

3-state levels are measured 0.5V from steady-state active level.


Table 2-0003/2096

Output Load Conditions (see Figure 2)

TEST CONDITION		R1	R2	CL
A		470Ω	390Ω	35pF
B	Active High	∞	390Ω	35pF
	Active Low	470Ω	390Ω	35pF
C	Active High to Z at $V_{OH}-0.5V$	∞	390Ω	5pF
	Active Low to Z at $V_{OL}+0.5V$	470Ω	390Ω	5pF

Table 2-0004/2096

Figure 2. Test Load



* C_L includes Test Fixture and Probe Capacitance.

0213/2096

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION		MIN.	TYP. ³	MAX.	UNITS
V_{OL}	Output Low Voltage	$I_{OL}= 8$ mA		—	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH}= -4$ mA		2.4	—	—	V
I_{IL}	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL}$ (Max.)		—	—	-10	μA
I_{IH}	Input or I/O High Leakage Current	$3.5V \leq V_{IN} \leq V_{CC}$		—	—	10	μA
I_{IL-isp}	ispEN Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL}$ (Max.)		—	—	-150	μA
I_{IL-PU}	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$		—	—	-150	μA
I_{OS} ¹	Output Short Circuit Current	$V_{CC}= 5V$, $V_{OUT}= 0.5V$		—	—	-200	mA
I_{CC} ^{2, 4}	Operating Power Supply Current	$V_{IL}= 0.0V$, $V_{IH}= 3.0V$ $f_{CLOCK}= 1$ MHz	Commercial	—	150	295	mA
			Industrial	—	150	—	mA

Table 2-0007/2096

- One output at a time for a maximum duration of one second. $V_{OUT}= 0.5V$ was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.
- Measured using six 16-bit counters.
- Typical values are at $V_{CC}= 5V$ and $T_A= 25^\circ C$.
- Maximum I_{CC} varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this data sheet and the Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum I_{CC} .

External Timing Parameters
Over Recommended Operating Conditions

PARAMETER	TEST ⁴ COND.	# ²	DESCRIPTION ¹	-125		-100		-80		UNITS
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t_{pd1}	A	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	—	7.5	—	10.0	—	15.0	ns
t_{pd2}	A	2	Data Propagation Delay	—	10.0	—	13.0	—	18.5	ns
f_{max}	A	3	Clock Frequency with Internal Feedback ³	125	—	100	—	81.0	—	MHz
f_{max} (Ext.)	—	4	Clock Frequency with External Feedback ($\frac{1}{tsu2 + tco1}$)	100	—	77.0	—	57.0	—	MHz
f_{max} (Tog.)	—	5	Clock Frequency, Max. Toggle	125	—	100	—	83.0	—	MHz
tsu1	—	6	GLB Reg. Setup Time before Clock, 4 PT Bypass	5.0	—	6.5	—	9.0	—	ns
tco1	A	7	GLB Reg. Clock to Output Delay, ORP Bypass	—	4.0	—	5.0	—	6.5	ns
th1	—	8	GLB Reg. Hold Time after Clock, 4 PT Bypass	0.0	—	0.0	—	0.0	—	ns
tsu2	—	9	GLB Reg. Setup Time before Clock	6.0	—	8.0	—	11.0	—	ns
tco2	—	10	GLB Reg. Clock to Output Delay	—	4.5	—	6.0	—	8.0	ns
th2	—	11	GLB Reg. Hold Time after Clock	0.0	—	0.0	—	0.0	—	ns
tr1	A	12	Ext. Reset Pin to Output Delay	—	10.0	—	13.5	—	17.0	ns
trw1	—	13	Ext. Reset Pulse Duration	5.0	—	6.5	—	10.0	—	ns
tptoeen	B	14	Product Term OE, Enable	—	12.0	—	15.0	—	18.0	ns
tptoedis	C	15	Product Term OE, Disable	—	12.0	—	15.0	—	18.0	ns
tgoeen	B	16	Global OE, Enable	—	7.0	—	9.0	—	12.0	ns
tgoedis	C	17	Global OE, Disable	—	7.0	—	9.0	—	12.0	ns
twh	—	18	External Synchronous Clock Pulse Duration, High	4.0	—	5.0	—	6.0	—	ns
twl	—	19	External Synchronous Clock Pulse Duration, Low	4.0	—	5.0	—	6.0	—	ns

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

2. Refer to Timing Model in this data sheet for further details.

3. Standard 16-bit counter using GRP feedback.

4. Reference Switching Test Conditions section.

Table 2-0030/2096

Internal Timing Parameters¹

Over Recommended Operating Conditions


PARAMETER	# ²	DESCRIPTION	-125		-100		-80		UNITS
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Inputs									
tio	20	Input Buffer Delay	—	0.2	—	0.5	—	1.8	ns
tdin	21	Dedicated Input Delay	—	1.5	—	2.2	—	4.4	ns
GRP									
tgrp	22	GRP Delay	—	1.3	—	1.7	—	2.6	ns
GLB									
t4ptbpc	23	4 Product Term Bypass Comb. Path Delay	—	4.5	—	5.8	—	8.1	ns
t4ptbpr	24	4 Product Term Bypass Reg. Path Delay	—	5.0	—	5.8	—	6.8	ns
t1ptxor	25	1 Product Term/XOR Path Delay	—	5.7	—	6.8	—	8.0	ns
t20ptxor	26	20 Product Term/XOR Path Delay	—	6.0	—	7.3	—	8.8	ns
txoradj	27	XOR Adjacent Path Delay ³	—	6.5	—	8.0	—	9.8	ns
tgbp	28	GLB Register Bypass Delay	—	0.5	—	0.5	—	1.3	ns
tgsu	29	GLB Register Setup Time before Clock	0.8	—	1.2	—	1.4	—	ns
tgh	30	GLB Register Hold Time after Clock	3.0	—	4.0	—	6.0	—	ns
tgco	31	GLB Register Clock to Output Delay	—	0.2	—	0.3	—	0.4	ns
tgro	32	GLB Register Reset to Output Delay	—	1.1	—	1.3	—	1.6	ns
tptre	33	GLB Product Term Reset to Register Delay	—	4.8	—	6.1	—	8.6	ns
tptoe	34	GLB Product Term Output Enable to I/O Cell Delay	—	7.3	—	8.6	—	9.0	ns
tptck	35	GLB Product Term Clock Delay	3.3	5.6	4.1	7.1	5.6	10.2	ns
ORP									
torp	36	ORP Delay	—	0.8	—	1.4	—	2.0	ns
torpbp	37	ORP Bypass Delay	—	0.3	—	0.4	—	0.5	ns
Outputs									
tob	38	Output Buffer Delay	—	1.2	—	1.6	—	2.0	ns
tsl	39	Output Slew Limited Delay Adder	—	10.0	—	10.0	—	10.0	ns
toen	40	I/O Cell OE to Output Enabled	—	3.2	—	4.2	—	4.6	ns
todis	41	I/O Cell OE to Output Disabled	—	3.2	—	4.2	—	4.6	ns
tgoe	42	Global Output Enable	—	3.8	—	4.8	—	7.4	ns
Clocks									
tgy0	43	Clock Delay, Y0 to Global GLB Clock Line (Ref. Clock)	2.3	2.3	2.7	2.7	3.6	3.6	ns
tgy1/2	44	Clock Delay, Y1 or Y2 to Global GLB Clock Line	2.3	2.3	2.7	2.7	3.6	3.6	ns
Global Reset									
tgr	45	Global Reset to GLB	—	6.9	—	9.2	—	11.4	ns

1. Internal Timing Parameters are not tested and are for reference only.

Table 2-0036/2096

2. Refer to Timing Model in this data sheet for further details.

3. The XOR adjacent path can only be used by hard macros.

ispLSI 2096/A Timing Model

Derivations of tsu, th and tco from the Product Term Clock

$$\begin{aligned}
 \text{tsu} &= \text{Logic} + \text{Reg su} - \text{Clock (min)} \\
 &= (\text{tio} + \text{tgrp} + \text{t20ptxor}) + (\text{tg}_{\text{su}}) - (\text{tio} + \text{tgrp} + \text{tptck(min)}) \\
 &= (\#20 + \#22 + \#26) + (\#29) - (\#20 + \#22 + \#35) \\
 3.5 \text{ ns} &= (0.2 + 1.3 + 6.0) + (0.8) - (0.2 + 1.3 + 3.3)
 \end{aligned}$$

$$\begin{aligned}
 \text{th} &= \text{Clock (max)} + \text{Reg h} - \text{Logic} \\
 &= (\text{tio} + \text{tgrp} + \text{tptck(max)}) + (\text{tgh}) - (\text{tio} + \text{tgrp} + \text{t20ptxor}) \\
 &= (\#20 + \#22 + \#35) + (\#30) - (\#20 + \#22 + \#26) \\
 2.6 \text{ ns} &= (0.2 + 1.3 + 5.6) + (3.0) - (0.2 + 1.3 + 6.0)
 \end{aligned}$$

$$\begin{aligned}
 \text{tco} &= \text{Clock (max)} + \text{Reg co} + \text{Output} \\
 &= (\text{tio} + \text{tgrp} + \text{tptck(max)}) + (\text{tg}_{\text{co}}) + (\text{torp} + \text{tob}) \\
 &= (\#20 + \#22 + \#35) + (\#31) + (\#36 + \#38) \\
 9.3 \text{ ns} &= (0.2 + 1.3 + 5.6) + (0.2) + (0.8 + 1.2)
 \end{aligned}$$

Note: Calculations are based upon timing specifications for the ispLSI 2096/A-125L.


Table 2-0042B/2096

Power Consumption

Power consumption in the ispLSI 2096 and 2096A devices depends on two primary factors: the speed at which the device is operating and the number of Product Terms

used. Figure 4 shows the relationship between power and operating speed.

Figure 4. Typical Device Power Consumption vs fmax



Notes: Configuration of six 16-bit counters
Typical current at 5V, 25°C

ICC can be estimated for the ispLSI 2096/A using the following equation:

$$ICC(mA) = 20 + (\# \text{ of PTs} * 0.67) + (\# \text{ of nets} * \text{Max freq} * 0.011)$$

Where:

of PTs = Number of Product Terms used in design

of nets = Number of Signals used in device

Max freq = Highest Clock Frequency to the device (in MHz)

The ICC estimate is based on typical conditions ($V_{CC} = 5.0V$, room temperature) and an assumption of two GLB loads on average exists. These values are for estimates only. Since the value of ICC is sensitive to operating conditions and the program in the device, the actual ICC should be verified.

0127/2096

Pin Description

NAME	PQFP & TQFP PIN NUMBERS	DESCRIPTION
I/O 0 - I/O 5	21, 22, 23, 24, 25, 26	
I/O 6 - I/O 11	27, 28, 29, 30, 31, 32	
I/O 12 - I/O 17	34, 35, 36, 37, 38, 39	
I/O 18 - I/O 23	40, 41, 42, 43, 44, 45	
I/O 24 - I/O 29	52, 53, 54, 55, 56, 57	
I/O 30 - I/O 35	58, 59, 60, 61, 62, 63	
I/O 36 - I/O 41	66, 67, 68, 69, 70, 71	
I/O 42 - I/O 47	72, 73, 74, 75, 76, 77	
I/O 48 - I/O 53	85, 86, 87, 88, 89, 90	
I/O 54 - I/O 59	91, 92, 93, 94, 95, 96	
I/O 60 - I/O 65	98, 99, 100, 101, 102, 103	
I/O 66 - I/O 71	104, 105, 106, 107, 108, 109	
I/O 72 - I/O 77	117, 118, 119, 120, 121, 122	
I/O 78 - I/O 83	123, 124, 125, 126, 127, 128	
I/O 84 - I/O 89	2, 3, 4, 5, 6, 7	
I/O 90 - I/O 95	8, 9, 10, 11, 12, 13	
GOE 0, GOE 1	64, 114	Global Output Enables input pins.
IN 2, IN 4, IN 5	51, 84, 110	Dedicated input pins to the device.
<u>ispEN</u>	18	Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active.
SDI/IN 0 ²	20	Input - This pin performs two functions. When <u>ispEN</u> is logic low, it functions as an input pin to load programming data into the device. SDI/IN0 also is used as one of the two control pins for the isp state machine. When <u>ispEN</u> is high, it functions as a dedicated input pin.
MODE/IN 1 ²	46	Input - This pin performs two functions. When <u>ispEN</u> is logic low, it functions as a pin to control the operation of the isp state machine. When <u>ispEN</u> is high, it functions as a dedicated input pin.
SDO	50	Output - When <u>ispEN</u> is logic low, it functions as an output pin to read serial shift register data.
SCLK/IN 3 ²	78	Input - This pin performs two functions. When <u>ispEN</u> is logic low, it functions as a clock pin for the Serial Shift Register. When <u>ispEN</u> is high, it functions as a dedicated input pin.
RESET	19	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
Y0, Y1, Y2	15 83, 80	Dedicated Clock input. This clock input is connected to one of the clock inputs of all the GLBs on the device.
GND	1, 17, 33, 49, 65, 81, 97, 112	Ground (GND)
VCC	16, 48, 82, 113	V _{CC}
NC ¹	14, 47, 79, 111, 115, 116	No Connect.


1. NC pins are not to be connected to any active signals, VCC or GND.

2. Pins have dual function capability.

Table 2-0002-2096


Pin Configuration

ispLSI 2096/A 128-pin PQFP and TQFP Pinout Diagram



1. NC pins are not to be connected to any active signals, VCC or GND.
2. Pins have dual function capability.

Part Number Description



ispLSI 2096/A Ordering Information

COMMERCIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
ispLSI	125	7.5	ispLSI 2096A-125LQ128	128-Pin PQFP
	125	7.5	ispLSI 2096A-125LT128	128-Pin TQFP
	100	10	ispLSI 2096A-100LQ128	128-Pin PQFP
	100	10	ispLSI 2096A-100LT128	128-Pin TQFP
	81	15	ispLSI 2096A-80LQ128	128-Pin PQFP
	81	15	ispLSI 2096A-80LT128	128-Pin TQFP
	125	7.5	ispLSI 2096-125LQ	128-Pin PQFP
	125	7.5	ispLSI 2096-125LT	128-Pin TQFP
	100	10	ispLSI 2096-100LQ	128-Pin PQFP
	100	10	ispLSI 2096-100LT	128-Pin TQFP
	81	15	ispLSI 2096-80LQ	128-Pin PQFP
	81	15	ispLSI 2096-80LT	128-Pin TQFP

Table 2-0041B/2096

INDUSTRIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
ispLSI	81	15	ispLSI 2096A-80LQ128I	128-Pin PQFP
	81	15	ispLSI 2096A-80LT128I	128-Pin TQFP
	81	15	ispLSI 2096-80LQI	128-Pin PQFP
	81	15	ispLSI 2096-80LTI	128-Pin TQFP

Table 2-0041D/2096