
INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC04 January 1995



CP EL

1

J J2 ٦³ J_4

3

See Family Specifications

2

DETECTION ĸa 14 κ_b PRESET 13 MODE OUTPUT SELECTION ENABLE κ, STAGE 11 ΕL VDD ۷_{SS} 0 12 24 2 Fig.1 Functional block diagram. PINNING 24 23 22 21 20 19 18 17 16 15 14 13 J₈ J₅ J₇ ^J9 ^J10 ^J11 ^J12 VDD 0 J₆ ĸa ĸь

> v_{ss} Kc

12

11 7Z84353

DESCRIPTION

The HEF4059B is a divide-by-n counter which can be programmed to divide an input frequency by any number n from 3 to 15 999. The output signal is a one clock-cycle

HEF4059B

Fig.2 Pinning diagram.

FAMILY DATA, I_{DD} LIMITS category LSI

4 5 6 7 8

J₁₆ J₁₅ J₁₄ J₁₃


9 10

Programmable divide-by-n counter

wide pulse and occurs at a rate equal to the input frequency divided by n. The single output (O) has TTL drive capability. The down counter is preset by means of 16 jam inputs (J1 to J16); continued on next page.

CP	clock input
K _a , K _b , K _c	mode select inputs
J ₁ to J ₁₆	programmable jam inputs (BCD)
EL	latch enable input
0	divide-by-n output

HEF4059BP(N):	24-lead DIL; plastic (SOT101-1)							
HEF4059BD(F):	24-lead DIL; ceramic (cerdip) (SOT94)							
HEF4059BT(D):	24-lead SO; plastic (SOT137-1)							
(): Package Designator North America								



HEF4059B LSI

January 1995

Programmable divide-by-n counter

HEF4059B LSI

The three mode selection inputs K_a , K_b and K_c determine the modulus ('divide-by' number) of the first and last counting sections in accordance with Table 1.

Every time the first (fastest) counting section goes through one cycle, it reduces, by 1, the number that has been preset (jammed) into the three decades of the intermediate counting section and into the last counting section (which consists of flip-flops that are not needed for operating the first counting section).

For example, in the \div 2 mode, only one flip-flop is needed in the first counting section. Therefore the last (5th) counting section has three flip-flops that can be preset to a maximum count of seven with a place value of thousands. This counting mode is selected when K_a, K_b and K_c are set to HIGH. In this case input J₁ is used to preset the first counting section and J₂ to J₄ are used to preset the last (5th) counting section.

If \div 10 mode is desired for the first section, K_a is set HIGH, K_b to HIGH and K_c to LOW. The jam inputs J₁ to J₄ are used to preset the first counting section and there is no last counting section. The intermediate counting section consists of three cascaded BCD decade (\div 10) counters, presettable by means of the jam inputs J₅ to J₁₆. When clock pulses are applied to the clock input after a number n has been preset into the counter, the counter counts down until the DETECTION circuit detects the zero state. At this time the PRESET ENABLE circuit is enabled to preset again the number n into the counter and to produce an output pulse.

The preset of the counter to a desired \div *n* is achieved as follows:

 $n = (MODE^*) (1000 \times decade 5 \text{ preset} + 100 \times decade 4 \text{ preset} + 10 \times decade 3 \text{ preset} + 10$

 $1 \times \text{decade 2 preset} + \text{decade 1 preset}$

* MODE = first counting section divider (10, 8, 5, 4 or 2).

To calculate preset values for any n count, divide the n count by the selected mode. The resultant is the corresponding preset values of the 5th to the 2nd decade with the remainder being equal to the 1st decade value.

preset value =
$$\frac{n}{mode}$$
.

If n = 8479, and the selected mode = 5, the preset value = $8479 \div 5 = 1695$ with a remainder of 4, thus the jam inputs must be set as follows:

		4		1	5				ę	9		6				
J	I ₁	J_2	J_3	J ₄	J_5	J ₆	J ₇	J ₈	J ₉	J ₁₀	J ₁₁	J ₁₂	J ₁₃	J ₁₄	J ₁₅	J ₁₆
	L	L	н	н	н	L	н	L	н	L	L	н	L	н	Н	L

The mode select inputs permit frequency-synthesizer channel separations of 10, 12,5, 20, 25 and 50 parts. These inputs set the maximum value of n at 9999 (when the first counting section divides by 5 or 10) or at 15 999 (when the first counting section divides by 8, 4 or 2). The three decades of the intermediate counting section can be preset to a binary 15 instead of a binary 9. In this case the first cycle of a counter consists of 15 count pulses, the next cycles consisting of 10 count pulses. Thus the place value of the three decades are still 1, 10 and 100. For example, in the \div 8 mode, the number from which the intermediate counting section begins to count-down can be preset to:


3rd	decade:	1500
2nd	decade:	150
1st	decade:	15
		1665

The last counting section can be preset to a maximum of 1, with a place value of 1000. The total of these numbers (2665) times 8 equals 21 320. The first counting section can be preset to a maximum of 7. Therefore, 21 327 is the maximum possible count in the ÷ 8 mode. The highest count of the various modes is shown in Table 1, in the column entitled 'extended counter range'. Control inputs K_b and K_c can be used to initiate and lock the counter in the 'master preset' mode. In this condition the flip-flops in the counter are preset in accordance with the jam inputs and the counter remains in that mode as long as K_b and K_c both remain LOW. The counter begins to run down from the preset state when a counting mode other than the 'master preset' mode is selected. Whenever the 'master preset' mode is used, control signals $K_b = L$ and $K_c = L$ must be applied for at least 3 full clock pulses. After the master preset mode inputs have been changed to one of the counting modes, the next positive-going clock transition changes an internal flip-flop so that the count-down can begin at the second positive-going clock transition. Thus, after a 'master preset' mode, there is always one extra count before the output goes HIGH.

Programmable divide-by-n counter

HEF4059B LSI

Figure 3 illustrates the operation of the counter in mode \div 8 starting from the preset state 3.



If the 'master preset' mode is started two clock cycles or less before an output pulse, the output pulse will appear at the time due. If the 'master preset' mode is not used the counter is preset in accordance with the 'jam inputs when the output pulse appears. A HIGH level at the latch enable input (EL) will cause the counter output to go HIGH once an output pulse occurs, and remain in the HIGH state until EL input returns to LOW. If the EL input is LOW, the output pulse will remain HIGH for only one cycle of the clock input signal. When $K_a = L$, $K_b = H$, $K_c = L$ and EL = L, the counter operates in the 'preset inhibit' mode, with which the dividend of the counter is fixed to 10 000, independent of the state of the jam inputs.

When in the same state of mode select inputs EL = H, the counter operates in the normal \div 10 mode, however, without the latch operation at the output.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

Programmable divide-by-n counter

HEF4059B LSI

FUNCTION TABLE

LATCH ENABLE INPUT	MODE SELECT INPUTS		SELECT S		IRST COUNTING SECTION DECADE 1		LAST COUNTING SECTION DECADE 5				NTER NGE	OPERATION
LE	Ka	Kb	Kc	MODE	MAX. PRESET STATE	JAM INPUTS USED	DIVIDE BY	PRESET INPUTS		BCD MAX.	BINARY MAX.	OPERATION
Н	н	Н	Н	2	1	J ₁	8	7	$J_2J_3J_4$	15 999	17 331	
Н	L	Н	Н	4	3	J_1J_2	4	3	J_3J_4	15 999	18 663	
Н	Н	L	Н	5	4	$J_1J_2J_3$	2	1	J ₄	9 999	13 329	timer mode
Н	L	L	Н	8	7	$J_1J_2J_3$	2	1	J ₄	15 999	21 327	
Н	Н	Н	L	10	9	$J_1J_2J_3J_4$	1	0	-	9 999	16 659	
L	Н	Н	Н	2	1	J ₁	8	7	$J_2J_3J_4$	15 999	17 331	
L	L	Н	Н	4	3	J_1J_2	4	3	J ₃ J ₄	15 999	18 663	
L	Н	L	Н	5	4	$J_1J_2J_3$	2	1	J ₄	9 999	13 329	-
L	L	L	Н	8	7	$J_1J_2J_3$	2	1	J ₄	15 999	21 327	divide-by-n mode
L	Н	Н	L	10	9	$J_1J_2J_3J_4$	1	0	-	9 999	16 659	
Н	L	Н	L	10	9	$J_1J_2J_3J_4$	1	0	-	9 999	16 659	
L	L	н	L	preset inhibited			p	reset inhib	ited	fixed 10 000	_	divide-by-10 000 mode
х	х	L	L	n	naster pres	set	r	naster pre	set	-	-	master preset mode

Note

- 1. It is recommended that the device is in the master preset mode (K_b = K_c = logic 0) in order to correctly initialize the device prior to start up.
- 2. H = HIGH voltage level
 - L = LOW voltage level

X = don't care

DC CHARACTERISTICS

 $V_{\text{SS}}=0 \ V$

	V			T _{amb} (°C)			
	V _{DD} V	SYMBOL	-40 MIN.	+ 25 MIN.	+ 85 MIN.	UNIT	
Output (sink)	4,75		2,7	2,3	1,8	mA	$V_{O} = 0,4 \text{ V}; V_{I} = 0 \text{ or } 4,75 \text{ V}$
current LOW	10	I _{OL}	9,5	8	6,3	mA	$V_{O} = 0,5 \text{ V}; V_{I} = 0 \text{ or } 10 \text{ V}$
	15		24	20	16	mA	$V_{O} = 1,5 V; V_{I} = 0 \text{ or } 15 V$
Output (source)	5		0,8	0,7	0,5	mA	$V_{O} = 4,6 \text{ V}; V_{I} = 0 \text{ or } 5 \text{ V}$
current HIGH	10	–I _{OH}	2,4	2	1,6	mA	$V_{O} = 9,5 V; V_{I} = 0 \text{ or } 10 V$
	15		8,4	7	5,6	mA	$V_0 = 13,5 V; V_1 = 0 \text{ or } 15 V$
Output (source)							
current HIGH	5	–I _{OH}	2,4	2	1,6	mA	$V_{O} = 2,5 V; V_{I} = 0 \text{ or } 5 V$

Programmable divide-by-n counter

HEF4059B LSI

AC CHARACTERISTICS

 V_{SS} = 0 $\,$ V; T_{amb} = 25 °C; input transition times \leq 20 ns

	V _{DD} V	TYPICAL FORMULA FOR P (μ W)	
Dynamic power	5	1 100 f _i + Σ (f _o C _L) × V _{DD} ²	where
dissipation per	10	5 500 f _i + Σ (f _o C _L) $ imes$ V _{DD} ²	f _i = input freq. (MHz)
package (P); n = 3	15	15 000 f _i + Σ (f _o C _L) $ imes$ V _{DD} ²	f _o = output freq. (MHz)
	5	500 f _i + Σ (f _o C _L) × V _{DD} ²	C _L = load capacitance (pF)
n = 1000	10	3 500 f _i + Σ (f _o C _L) × V _{DD} ²	$\Sigma(f_o C_L)$ = sum of outputs
	15	9 000 f _i + $\Sigma(f_oC_L) \times V_{DD}{}^2$	V _{DD} = supply voltage (V)

AC CHARACTERISTICS

 V_{SS} = 0 V; T_{amb} = 25 °C; C_L = 50 pF; input transition times \leq 20 ns

	V _{DD} V	SYMBOL	MIN.	TYP.	MAX.		TYPICAL EXTRAPOLATION FORMULA
Propagation delays	5			90	180	ns	78 ns + (0,25 ns/pF) C _L
$CP \rightarrow O$	10	t _{PHL}		45	90	ns	40 ns + (0,10 ns/pF) C _L
HIGH to LOW	15			35	70	ns	32 ns + (0,07 ns/pF) C _L
	5			100	200	ns	76 ns + (0,48 ns/pF) C _L
LOW to HIGH	10	t _{PLH}		50	100	ns	40 ns + (0,20 ns/pF) C _L
	15			40	80	ns	33 ns + (0,15 ns/pF) C _L
Output transition times	5			30	60	ns	10 ns + (0,40 ns/pF) C _L
HIGH to LOW	10	t _{THL}		15	30	ns	6 ns + (0,18 ns/pF) C _L
	15			10	20	ns	4 ns + (0,13 ns/pF) C _L
	5			45	90	ns	10 ns + (0,70 ns/pF) C _L
LOW to HIGH	10	t _{TLH}		25	50	ns	9 ns + (0,33 ns/pF) C _L
	15			16	32	ns	5 ns + (0,23 ns/pF) C _L
Maximum clock	5		3,5	7		MHz	
pulse frequency	10	f _{max}	7,5	15		MHz	
	15		10,0	20		MHz	

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com