8-bit Microcontrollers

CMOS

F²MC-8FX MB95120MB series

MB95128MB/F124MB/F124NB/F124JB/F126MB/F126NB/MB95F126JB/F128MB/F128NB/F128JB/FV100D-103

■ DESCRIPTION

The MB95120MB series is general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURE

• F2MC-8FX CPU core

Instruction set optimized for controllers

- · Multiplication and division instructions
- 16-bit arithmetic operations
- · Bit test branch instruction
- Bit manipulation instructions etc.
- Clock
 - Main clock
 - Main PLL clock
 - Sub clock
 - Sub PLL clock
- Timer
 - 8/16-bit compound timer × 2 channels
 - Can be used to interval timer, PWC timer, PWM timer and input capture.
 - 16-bit reload timer × 1 channel
 - 8/16-bit PPG × 2 channels
 - 16-bit PPG × 2 channels

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page URL: http://edevice.fujitsu.com/micom/en-support/

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



(Continued)

- Timebase timer × 1 channel
- Watch prescaler × 1 channel
- LIN-UART × 1 channel
 - LIN function, clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
 - Full duplex double buffer
- UART/SIO × 1 channel
 - · Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
 - Full duplex double buffer
- I2C* × 1 channel
 - Built-in wake-up function
- External interrupt × 12 channels
 - Interrupt by edge detection (rising, falling, or both edges can be selected)
 - Can be used to recover from low-power consumption (standby) modes.
- 8/10-bit A/D converter × 12 channels
 - 8-bit or 10-bit resolution can be selected
- LCD controller (LCDC)
 - 40 SEG × 4 COM (Max 160 pixels)
 - · With blinking function
- Low-power consumption (standby) mode
 - Stop mode
 - Sleep mode
 - Watch mode
 - · Timebase timer mode
- I/O port
 - The number of maximum ports : Max 87
 - Port configuration
 - General-purpose I/O ports (N-ch open drain) : 2 ports
 - General-purpose I/O ports (CMOS) : 85 ports
- Programmable input voltage levels of port

Automotive input level / CMOS input level / hysteresis input level

- Dual operation Flash memory
 - Erase/write and read can be executed in the different bank (Upper Bank/Lower Bank) at the same time.
- Flash memory security function

Protects the content of Flash memory (Flash memory device only)

*: Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

■ MEMORY LINEUP

	Flash memory	RAM
MB95F124MB		
MB95F124NB	16 Kbytes	512 bytes
MB95F124JB		
MB95F126MB		
MB95F126NB	32 Kbytes	1 Kbyte
MB95F126JB		
MB95F128MB		
MB95F128NB	60 Kbytes	2 Kbytes
MB95F128JB		

■ PRODUCT LINEUP

Part number Parameter		MB95128MB	MB95F124MB MB95F126MB MB95F128MB	MB95F124NB MB95F126NB MB95F128NB	MB95F124JB MB95F126JB MB95F128JB		
Ту	ре	MASK ROM Flash memory product					
RC	OM capacity*1		60 Kbyte	es (Max)			
RA	M capacity*1		2 Kbyte	es (Max)			
Re	set output	Yes/No	Y	es	No		
ç,	Clock system		Dual	clock			
Option*2	Low voltage detection reset	Yes/No	No	Ye	es		
	Clock supervisor	Yes/No	N	lo	Yes		
CF	'U functions	Number of basic instructions: 136Instruction bit length: 8 bitsInstruction length: 1 to 3 bytesData bit length: 1, 8, and 16 bitsMinimum instruction execution time: 61.5 ns (at machine clock frequency 16.25Interrupt processing time: 0.6 μs (at machine clock frequency 16.25					
	Ports (Max 87 ports)	Ports (Max 87 ports) General-purpose I/O port (N-ch open drain) : 2 ports General-purpose I/O port (CMOS) : 85 ports Programmable input voltage levels of port : Automotive input level / CMOS input level / hystere					
	Timebase timer (1 channel)	Interrupt cycle: 0.5 r	2.8 ms (at main oscilla	ition clock 4 MHz)			
	Watchdog timer	Reset generated cycle At main oscillation clock 10 MHz At sub oscillation clock 32.768 kHz : Min 105 ms : Min 250 ms					
	Wild register	Capable of replacing	3 bytes of ROM data				
heral functions	I ² C (1 channel)	Master/slave sending and receiving Bus error function and arbitration function Detecting transmitting direction function Start condition repeated generation and detection functions Built-in wake-up function					
Built-in wake-up function Data transfer capable in UART/SIO Full duplex double buffer Variable data length (5/6/7/8-bit), built-in baud rate generator NRZ type transfer format, error detected function LSB-first or MSB-first can be selected. Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer format.					data transfer capable		
	LIN-UART (1 channel)	Dedicated reload timer allowing a wide range of communication speeds to be set. Full duplex double buffer. Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable LIN functions available as the LIN master or LIN slave.					
	8/10-bit A/D converter (12 channels)	8-bit or 10-bit resolut	ion can be selected.				

(Continued)

,	Part number	MB95128MB	MB95F124MB MB95F126MB	MB95F124NB MB95F126NB	MB95F124JB MB95F126JB	
P	arameter		MB95F128MB	MB95F128NB	MB95F128JB	
	LCD controller (LCDC)	COM output SEG output LCD drive power sup 40 SEG × 4 COM Duty LCD mode Operable in LCD star With blinking function Built-in division resist	: 40 ply (bias) pin : 4 : 16 ndby mode	(Max) D (Max) (Max) 60 pixels can be displa	yed.	
	16-bit reload timer (1 channel)	Square waveform out Count clock : 7 intern	d two counter operating tput al clocks and external ode : reload mode or o	clock can be selected		
eripheral functions	8/16-bit compound timer (2 channels)					
PWM mode or one-shot mode can be selected. Counter operating clock : Eight selectable clock sources Support for external trigger start						
	8/16-bit PPG (2 channels)	Each channel of the PPG can be used as "8-bit PPG × 2 channels" or "16-bit Pl 1 channel". Counter operating clock: Eight selectable clock sources				
	Watch counter	Count clock: Four selectable clock sources (125 ms, 250 ms, 500 ms, or 1 s) Counter value can be set from 0 to 63 (Capable of counting for 1 minute when selecting clock source 1 second and setting counter value to 60).				
	Watch prescaler (1 channel)	4 selectable interval t	imes (125 ms, 250 ms	, 500 ms, or 1 s)		
	External interrupt (12 channels)	Interrupt by edge detection (rising, falling, or both edges can be selected.) Can be used to recover from standby modes.				
Supports automatic programming, Embedded Algorithm ^{TM *3} Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of write/erase cycles (Minimum): 10000 times Plash memory Data retention time: 20 years Erase can be performed on each block Block protection with external programming voltage Dual operation Flash memory Flash Security Feature for protecting the content of the Flash						
St	andby mode	Sleep, stop, watch, a	<u> </u>			

^{*1 :} For ROM capacitance and RAM capacitance, refer to "■ MEMORY LINEUP".

Note: Part number of evaluation product in MB95120MB series is MB95FV100D-103. When using it, the MCU board (MB2146-303A) is required.

^{*2 :} For details of option, refer to "■ MASK OPTION".

^{*3 :} Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.

■ OSCILLATION STABILIZATION WAIT TIME

The initial value of the main clock oscillation stabilization wait time is fixed to the maximum value. The maximum value is shown as follows.

Oscillation stabilization wait time	Remarks
(2 ¹⁴ –2) /Fcн	Approx. 4.10 ms (at main oscillation clock 4 MHz)

■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Package	MB95128MB	MB95F124MB/F124NB/F124JB MB95F126MB/F126NB/F126JB MB95F128MB/F128NB/F128JB	MB95FV100D- 103
FPT-100P-M20	0	0	×
FPT-100P-M06	0	0	×
BGA-224P-M08	×	×	0

: Available: Unavailable

■ DIFFERENCES AMONG PRODUCTS AND NOTES ON SELECTING PRODUCTS

Notes on Using Evaluation Products

The Evaluation product has not only the functions of the MB95120MB series but also those of other products to support software development for multiple series and models of the F²MC-8FX family. The I/O addresses for peripheral resources not used by the MB95120MB series are therefore access-barred. Read/write access to these access-barred addresses may cause peripheral resources supposed to be unused to operate, resulting in unexpected malfunctions of hardware or software.

Particularly, do not use word access to odd numbered byte address in the prohibited areas (If these access are used, the address may be read or written unexpectedly).

Also, as the read values of prohibited addresses on the evaluation product are different to the values on the Flash memory and MASK ROM products, do not use these values in the program.

The Evaluation product do not support the functions of some bits in single-byte registers. Read/write access to these bits does not cause hardware malfunctions. Since the Evaluation, Flash memory product, and MASK ROM product are designed to behave completely the same way in terms of hardware and software.

Difference of Memory Spaces

If the amount of memory on the Evaluation product is different from that of the Flash memory product or MASK ROM product, carefully check the difference in the amount of memory from the model to be actually used when developing software.

For details of memory space, refer to "■ CPU CORE".

Current Consumption

- The current consumption of Flash memory product is typically greater than for MASK ROM product.
- For details of current consumption, refer to "■ ELECTRICAL CHARACTERISTICS".


Package


For details of information on each package, refer to "
PACKAGES AND CORRESPONDING PRODUCTS" and "
PACKAGE DIMENSIONS".

Operating voltage

The operating voltage are different between the Evaluation, Flash memory products, and MASK ROM product. For details of operating voltage, refer to "■ ELECTRICAL CHARACTERISTICS".

■ PIN ASSIGNMENT





■ PIN DESCRIPTION

Pin	Pin no.		I/O	
LQFP *1	QFP *2	Pin name	circuit type*3	Function
1	4	Vss	—	Power supply pin (GND)
2	5	С	_	Capacitor connection pin
3	6	P00/INT00		
4	7	P01/INT01		
5	8	P02/INT02		
6	9	P03/INT03	С	General-purpose I/O port The pins are shared with external interrupt input. Large
7	10	P04/INT04		current port.
8	11	P05/INT05		·
9	12	P06/INT06		
10	13	P07/INT07		
11	14	P10/UI0	G	General-purpose I/O port The pin is shared with UART/SIO ch.0 data input.
12	15	P11/UO0		General-purpose I/O port The pin is shared with UART/SIO ch.0 data output.
13	16	P12/UCK0	Н	General-purpose I/O port The pin is shared with UART/SIO ch.0 clock I/O.
14	17	P13/TRG0/ ADTG		General-purpose I/O port The pin is shared with 16-bit PPG ch.0 trigger input (TRG0) and A/D converter trigger input (ADTG).
15	18	P14/PPG0		General-purpose I/O port The pin is shared with 16-bit PPG ch.0 output.
16	19	P20/PPG00		General-purpose I/O port
17	20	P21/PPG01		The pins are shared with 8/16-bit PPG ch.0 output.
18	21	P22/TO00		General-purpose I/O port
19	22	P23/TO01	Н	The pins are shared with 8/16-bit compound timer ch.0 output.
20	23	P24/EC0		General-purpose I/O port The pin is shared with 8/16-bit compound timer ch.0 clock input.
21	24	P50/SCL0		General-purpose I/O port The pin is shared with I ² C ch.0 clock I/O.
22	25	P51/SDA0	'	General-purpose I/O port The pin is shared with I ² C ch.0 data I/O.
23	26	P52/PPG1	Н	General-purpose I/O port The pin is shared with 16-bit PPG ch.1 output.
24	27	AVR	_	A/D converter reference input pin
25	28	AVcc		A/D converter power supply pin
				•

Pin	Pin no.		I/O	
LQFP *1	QFP *2	Pin name	circuit type*3	Function
26	29	AVss	_	A/D converter power supply pin (GND)
27	30	P30/AN00		
28	31	P31/AN01		
29	32	P32/AN02		
30	33	P33/AN03	J	General-purpose I/O port
31	34	P34/AN04	J	The pins are shared with A/D converter analog input.
32	35	P35/AN05		
33	36	P36/AN06		
34	37	P37/AN07		
35	38	P40/AN08		
36	39	P41/AN09		General-purpose I/O port
37	40	P42/AN10	J	The pins are shared with A/D converter analog input.
38	41	P43/AN11		
39	42	P53/TRG1	Н	General-purpose I/O port The pin is shared with 16-bit PPG ch.1 trigger input.
40	43	P70/TO0		General-purpose I/O port The pin is shared with 16-bit reload timer ch.0 output.
41	44	P71/TI0	Н	General-purpose I/O port The pin is shared with 16-bit reload timer ch.0 input.
42	45	P67/SEG39/ SIN	N	General-purpose I/O port The pin is shared with LCDC SEG output (SEG39) and LIN-UART data input (SIN) .
43	46	P66/SEG38/ SOT		General-purpose I/O port The pin is shared with LCDC SEG output (SEG38) and LIN-UART data output (SOT) .
44	47	P65/SEG37/ SCK		General-purpose I/O port The pin is shared with LCDC SEG output (SEG37) and LIN-UART clock I/O (SCK) .
45	48	P64/SEG36/ EC1	M	General-purpose I/O port The pin is shared with LCDC SEG output (SEG36) and 8/16-bit compound timer ch.1 clock input (EC1).
46	49	P63/SEG35/ TO11		General-purpose I/O port The pins are shared with LCDC SEG output (SEG34,
47	50	P62/SEG34/ TO10		SEG35) and 8/16-bit compound timer ch.1 output (TO10, TO11) .
48	51	RST	B'	Reset pin
49	52	X0A	Α	Sub clock oscillation pin (32 kHz)
50	53	X1A	Α	Sub Glock Osciliation pin (32 kHz)
51	54	Vss	_	Power supply pin (GND)

Pin	Pin no.		I/O		
LQFP *1	QFP *2	Pin name	circuit type*3	Function	
52	55	X1	Λ	Main clock assillation pin	
53	56	X0	A	Main clock oscillation pin	
54	57	MOD	В	An operating mode designation pin	
55	58	P61/SEG33/ PPG11	М	General-purpose I/O port The pins are shared with LCDC SEG output (SEG32,	
56	59	P60/SEG32/ PPG10	IVI	SEG33) and 8/16-bit PPG ch.1 output (PPG10, PPG11).	
57	60	PE7/SEG31/ INT13			
58	61	PE6/SEG30/ INT12		General-purpose I/O port	
59	62	PE5/SEG29/ INT11	- Q	The pins are shared with LCDC SEG output (SEG28 to SEG31) and external interrupt input (INT10 to INT13).	
60	63	PE4/SEG28/ INT10			
61	64	PE3/SEG27			
62	65	PE2/SEG26	1	М	General-purpose I/O port The pins are shared with LCDC SEG output (SEG24 to
63	66	PE1/SEG25	IVI	SEG27).	
64	67	PE0/SEG24			
65	68	PD7/SEG23			
66	69	PD6/SEG22			
67	70	PD5/SEG21			
68	71	PD4/SEG20	M	General-purpose I/O port The pins are shared with LCDC SEG output (SEG16 to	
69	72	PD3/SEG19	IVI	SEG23).	
70	73	PD2/SEG18			
71	74	PD1/SEG17			
72	75	PD0/SEG16			
73	76	PC7/SEG15		General-purpose I/O port	
74	77	PC6/SEG14	М	The pins are shared with LCDC SEG output (SEG13 to	
75	78	PC5/SEG13		SEG15) .	
76	79	Vcc		Power supply pin	

(Continued)


Pin no.			I/O	
LQFP *1	QFP *2	Pin name	circuit type*3	Function
77	80	PC4/SEG12		
78	81	PC3/SEG11		General-purpose I/O port
79	82	PC2/SEG10	М	The pins are shared with LCDC SEG output (SEG08 to
80	83	PC1/SEG09		SEG12) .
81	84	PC0/SEG08		
82	85	PB7/SEG07		
83	86	PB6/SEG06		
84	87	PB5/SEG05		
85	88	PB4/SEG04	NA.	General-purpose I/O port
86	89	PB3/SEG03	- M	The pins are shared with LCDC SEG output (SEG00 to SEG07).
87	90	PB2/SEG02		,
88	91	PB1/SEG01		
89	92	PB0/SEG00		
90	93	PA3/COM3		
91	94	PA2/COM2	M	General-purpose I/O port The pins are shared with LCDC COM output (COM0 to
92	95	PA1/COM1	- IVI	COM3).
93	96	PA0/COM0		,
94	97	P95	NA	Canaral nursaca I/O nort
95	98	P94	- M	General-purpose I/O port
96	99	P93/V0		
97	100	P92/V1		General-purpose I/O port
98	1	P91/V2	R	The pins are shared with power supply pins for LCDC drive.
99	2	P90/V3		
100	3	Vcc		Power supply pin


*1 : FPT-100P-M20 *2 : FPT-100P-M06

*3 : For the I/O circuit type, refer to "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
А	X1 (X1A) Clock input Standby control	 Oscillation circuit High-speed side Feedback resistance : approx. 1 MΩ Low-speed side Feedback resistance : approx. 10 MΩ
В	Mode input	Only for input Hysteresis input
B'	Reset input N-ch Reset output	Reset output Hysteresis input
С	P-ch Digital output Digital output N-ch Hysteresis input Automotive input External interrupt enable	CMOS output Hysteresis input Automotive input
G	Pull-up control Pigital output Digital output CMOS input Hysteresis input Automotive input	CMOS output CMOS input Hysteresis input With pull-up control Automotive input





■ HANDLING DEVICES

Preventing Latch-up

Care must be taken to ensure that maximum voltage ratings are not exceeded when they are used.

Latch-up may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins other than medium- and high-withstand voltage pins or if higher than the rating voltage is applied between V_{CC} pin and V_{SS} pin.

When latch-up occurs, power supply current increases rapidly and might thermally damage elements.

Also, take care to prevent the analog power supply voltage (AVcc, AVR) and analog input voltage from exceeding the digital power supply voltage (Vcc) when the analog system power supply is turned on or off.

Stable Supply Voltage

Supply voltage should be stabilized.

A sudden change in power-supply voltage may cause a malfunction even within the guaranteed operating range of the V_{CC} power-supply voltage.

For stabilization, in principle, keep the variation in Vcc ripple (p-p value) in a commercial frequency range (50/60 Hz) not to exceed 10% of the standard Vcc value and suppress the voltage variation so that the transient variation rate does not exceed 0.1 V/ms during a momentary change such as when the power supply is switched.

Precautions for Use of External Clock

Even when an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from sub clock mode or stop mode.

PIN CONNECTION

• Treatment of Unused Pin

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leaving to permanent damage.

Unused input pins should always be pulled up or down through resistance of at least 2 $k\Omega$. Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it open.

Treatment of Power Supply Pins on A/D Converter

Connect to be AVcc = Vcc and AVss = AVR = Vss even if the A/D converter is not in use.

Noise riding on the AV $_{\text{CC}}$ pin may cause accuracy degradation. So, connect approx. 0.1 μ F ceramic capacitor as a bypass capacitor between AV $_{\text{CC}}$ and AV $_{\text{SS}}$ pins in the vicinity of this device.

Power Supply Pins

In products with multiple $V_{\rm CC}$ or $V_{\rm SS}$ pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.


It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μF between V_{CC} and V_{SS} near this device.

• Mode Pin (MOD)

Connect the MOD pin directly to Vcc or Vss pins.

To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the MOD pins to V_{CC} or V_{SS} pins and to provide a low-impedance connection.

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. A bypass capacitor of $V_{\rm CC}$ pin must have a capacitance value higher than $C_{\rm S}$. For connection of smoothing capacitor $C_{\rm S}$, refer to the diagram below.



• Analog Power Supply

Always set the same potential to AVcc and Vcc pins. When Vcc > AVcc, the current may flow through the AN00 to AN11 pins.

■ PROGRAMMING FLASH MEMORY MICROCONTROLLERS USING PARALLEL PROGRAMMER

Supported Parallel Programmers and Adapters


The following table lists supported parallel programmers and adapters.

Package	Applicable adapter model	Parallel programmers
FPT-100P-M20	TEF110-95F128HSPFV	AF9708 (Ver 02.35G or more)
FPT-100P-M06	TEF110-95F128HSPF	AF9709/B (Ver 02.35G or more) AF9723+AF9834 (Ver 02.08E or more)

Note: For information on applicable adapter models and parallel programmers, contact the following: Flash Support Group, Inc. TEL: +81-53-428-8380

Sector Configuration

The individual sectors of Flash memory correspond to addresses used for CPU access and programming by the parallel programmer as follows:



^{*:} Programmer addresses are corresponding to CPU addresses, used when the parallel programmer programs data into Flash memory.

These programmer addresses are used for the parallel programmer to program or erase data in Flash memory.

• Programming Method

- 1) Set the type code of the parallel programmer to 17222.
- 2) Load program data to programmer addresses 71000_H to 7FFFF_H.
- 3) Programmed by parallel programmer

 MB95F126MB/F126NB/F126JB (32 Kbytes) 						
Flash memory	CPU address	Programmer address*				
SA5 (16 Kbytes)	8000 _H	78000 _H				
	BFFF _H	7BFFF _H				
SA6 (4 Kbytes)	С000н	7C000 _H				
	CFFFH	7СFFFн				
SA7 (4 Kbytes)	D000н	7D000 _H				
Crtr (Traylog)	DFFF _H	7DFFFн				
SA8 (4 Kbytes)	Е000н	7Е000н				
Crio (4 Noytes)	EFFFH	7EFFF _H				
SA9 (4 Kbytes)	F000 _H	7F000 _H				
Crio (+ ribytos)	<u>FFFF</u> H	7FFF _H				


*: Programmer addresses are corresponding to CPU addresses, used when the parallel programmer programs data into Flash memory.

These programmer addresses are used for the parallel programmer to program or erase data in Flash

Programming Method

memory.

- 1) Set the type code of the parallel programmer to 17222.
- 2) Load program data to programmer addresses 78000H to 7FFFFH.
- 3) Programmed by parallel programmer




*: Programmer addresses are corresponding to CPU addresses, used when the parallel programmer programs data into Flash memory.

These programmer addresses are used for the parallel programmer to program or erase data in Flash memory.

Programming Method

- 1) Set the type code of the parallel programmer to 17222.
- 2) Load program data to programmer addresses 7C000H to 7FFFFH.
- 3) Programmed by parallel programmer


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory space

Memory space of the MB95120MB series is 64 Kbytes and consists of I/O area, data area, and program area. The memory space includes special - purpose areas such as the general - purpose registers and vector table. Memory map of the MB95120MB series is shown below.



	Flash memory	RAM	Address #1	Address #2
MB95F124MB				
MB95F124NB	16 Kbytes	512 bytes	0280н	С000н
MB95F124JB				
MB95F126MB				
MB95F126NB	32 Kbytes	1 Kbyte	0480н	8000н
MB95F126JB				
MB95F128MB				
MB95F128NB	60 Kbytes	2 Kbytes	0880н	1000н
MB95F128JB				

2. Register

The MB95120MB series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The dedicated registers are as follows:

Program counter (PC) : A 16-bit register to indicate locations where instructions are stored.

Accumulator (A) : A 16-bit register for temporary storage of arithmetic operations. In the case of

an 8-bit data processing instruction, the lower 1 byte is used.

Temporary accumulator (T) : A 16-bit register which performs arithmetic operations with the accumulator.


In the case of an 8-bit data processing instruction, the lower 1 byte is used.

Index register (IX) : A 16-bit register for index modification


Extra pointer (EP) : A 16-bit pointer to point to a memory address. Stack pointer (SP) : A 16-bit register to indicate a stack area.

Program status (PS) : A 16-bit register for storing a register bank pointer, a direct bank pointer, and


a condition code register



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and a direct bank pointer (DP) and the lower 8 bits for use as a condition code register (CCR). (Refer to the diagram below.)



The RP indicates the address of the register bank currently being used. The relationship between the content of RP and the real address conforms to the conversion rule illustrated below:



The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct addresses to 0080_H to 00FF_H.

Direct bank pointer (DP2 to DP0)	Specified address area	Mapping area
XXX _B (no effect to mapping)	0000н to 007Fн	0000н to 007Fн (without mapping)
000 _B (initial value)		0080н to 00FFн (without mapping)
001в		0100н to 017Fн
010в		0180н to 01FFн
011в	- - 0080н to 00FFн	0200н to 027Fн
100в	- 0000H to 00FFH	0280н to 02FFн
101в		0300н to 037Fн
110в		0380н to 03FFн
111в		0400н to 047Fн

The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at interrupt.

H flag : Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation.

Cleared to "0" otherwise. This flag is for decimal adjustment instructions.

I flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when this flag is set to "0".

The flag is cleared to "0" when reset.

IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level is higher than the value indicated by these bits.

IL1	IL0	Interrupt level	Priority
0	0	0	High
0	1	1	†
1	0	2	↓
1	1	3	Low (no interruption)

N flag : Set to "1" if the MSB is set to "1" as the result of an arithmetic operation. Cleared to "0" when the bit is set to "0".

Z flag : Set to "1" when an arithmetic operation results in "0". Cleared to "0" otherwise.


V flag : Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0" otherwise.

C flag : Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: 8-bit data storage registers

The general-purpose registers are 8 bits and located in the register banks on the memory. 1-bank contains 8 registers. Up to a total of 32 banks can be used on the MB95120MB series. The bank currently in use is indicated by the register bank pointer (RP).8-register. Up to a total of 32 banks can be used on the MB95120MB series. The bank currently in use is specified by the register bank pointer (RP), and the lower 3 bits of OP code indicates the general-purpose register 0 (R0) to general-purpose register 7 (R7).



■ I/O MAP

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000В
0001н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000В
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н	_	(Disabled)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111В
0006н	PLLC	PLL control register	R/W	0000000в
0007н	SYCC	System clock control register	R/W	1010X011в
0008н	STBC	Standby control register	R/W	0000000в
0009н	RSRR	Reset source register	R/W	XXXXXXX
000Ан	TBTC	Timebase timer control register	R/W	0000000В
000Вн	WPCR	Watch prescaler control register	R/W	0000000в
000Сн	WDTC	Watchdog timer control register	R/W	0000000В
000Dн	_	(Disabled)	_	_
000Ен	PDR2	Port 2 data register	R/W	0000000в
000Fн	DDR2	Port 2 direction register	R/W	0000000в
0010н	PDR3	Port 3 data register	R/W	0000000в
0011н	DDR3	Port 3 direction register	R/W	0000000в
0012н	PDR4	Port 4 data register	R/W	0000000в
0013н	DDR4	Port 4 direction register	R/W	0000000В
0014н	PDR5	Port 5 data register	R/W	0000000в
0015н	DDR5	Port 5 direction register	R/W	0000000в
0016н	PDR6	Port 6 data register	R/W	0000000В
0017н	DDR6	Port 6 direction register	R/W	0000000в
0018н	PDR7	Port 7 data register	R/W	0000000в
0019н	DDR7	Port 7 direction register	R/W	0000000В
001Ан, 001Вн	_	(Disabled)	_	_
001Сн	PDR9	Port 9 data register		0000000в
001 Dн	DDR9	Port 9 direction register		0000000В
001Ен	PDRA	Port A data register	R/W	0000000в
001Гн	DDRA	Port A direction register	R/W	0000000В
0020н	PDRB	Port B data register	R/W	0000000
0021н	DDRB	Port B direction register	R/W	0000000в
0022н	PDRC	Port C data register	R/W	0000000В

Address	Register abbreviation	Register name	R/W	Initial value
0023н	DDRC	Port C direction register	R/W	0000000В
0024н	PDRD	Port D data register	R/W	0000000В
0025н	DDRD	Port D direction register	R/W	0000000В
0026н	PDRE	Port E data register	R/W	0000000В
0027н	DDRE	Port E direction register	R/W	0000000В
0028н to 002Сн	_	(Disabled)	_	_
002Dн	PUL1	Port 1 pull-up register	R/W	0000000В
002Ен	PUL2	Port 2 pull-up register	R/W	0000000В
002Fн	PUL3	Port 3 pull-up register	R/W	0000000В
0030н	PUL4	Port 4 pull-up register	R/W	0000000В
0031н	PUL5	Port 5 pull-up register	R/W	0000000В
0032н	PUL7	Port 7 pull-up register	R/W	0000000В
0033н to 0035н	_	(Disabled)	_	_
0036н	T01CR1	8/16-bit compound timer 01 control status register 1 ch.0	R/W	0000000В
0037н	T00CR1	8/16-bit compound timer 00 control status register 1 ch.0	R/W	0000000В
0038н	T11CR1	8/16-bit compound timer 11 control status register 1 ch.1	R/W	0000000В
0039н	T10CR1	8/16-bit compound timer 10 control status register 1 ch.1	R/W	0000000В
003Ан	PC01	8/16-bit PPG1 control register ch.0	R/W	0000000В
003Вн	PC00	8/16-bit PPG0 control register ch.0	R/W	0000000В
003Сн	PC11	8/16-bit PPG1 control register ch.1	R/W	0000000В
003Dн	PC10	8/16-bit PPG0 control register ch.1	R/W	0000000В
003Ен	TMCSRH0	16-bit reload timer control status register (upper byte) ch.0	R/W	0000000В
003Fн	TMCSRL0	16-bit reload timer control status register (lower byte) ch.0	R/W	0000000В
0040н, 0041н	_	(Disabled)	_	_
0042н	PCNTH0	16-bit PPG status control register (upper byte) ch.0	R/W	0000000B
0043н	PCNTL0	16-bit PPG status control register (lower byte) ch.0		0000000В
0044н	PCNTH1	16-bit PPG status control register (upper byte) ch.1		0000000В
0045н	PCNTL1	16-bit PPG status control register (lower byte) ch.1		0000000В
0046н, 0047н		(Disabled)	<u> </u>	
0048н	EIC00	External interrupt circuit control register ch.0/ch.1	R/W	0000000В
0049н	EIC10	External interrupt circuit control register ch.2/ch.3	R/W	0000000В

Address	Register abbreviation	Register name	R/W	Initial value
004Ан	EIC20	External interrupt circuit control register ch.4/ch.5	R/W	0000000В
004Вн	EIC30	External interrupt circuit control register ch.6/ch.7	R/W	0000000В
004Сн	EIC01	External interrupt circuit control register ch.8/ch.9	R/W	0000000В
004Dн	EIC11	External interrupt circuit control register ch.10/ch.11	R/W	0000000в
004Ен, 004Fн	_	(Disabled)	_	_
0050н	SCR	LIN-UART serial control register	R/W	0000000В
0051н	SMR	LIN-UART serial mode register	R/W	0000000В
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR/TDR	LIN-UART reception/transmission data register	R/W	0000000В
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XXB
0056н	SMC10	UART/SIO serial mode control register 1 ch.0	R/W	0000000В
0057н	SMC20	UART/SIO serial mode control register 2 ch.0	R/W	00100000в
0058н	SSR0	UART/SIO serial status register ch.0	R/W	0000001в
0059н	TDR0	UART/SIO serial output data register ch.0		0000000В
005Ан	RDR0	UART/SIO serial input data register ch.0		0000000в
005Вн to 005Fн	_	(Disabled)		_
0060н	IBCR00	I ² C bus control register 0 ch.0	R/W	00000000
0061н	IBCR10	I ² C bus control register 1 ch.0	R/W	0000000
0062н	IBSR0	I ² C bus status register ch.0	R	0000000
0063н	IDDR0	I ² C data register ch.0	R/W	0000000
0064н	IAAR0	I ² C address register ch.0	R/W	0000000В
0065н	ICCR0	I ² C clock control register ch.0	R/W	0000000В
0066н to 006Вн	_	(Disabled)		_
006Сн	ADC1	8/10-bit A/D converter control register 1		0000000в
006Dн	ADC2	8/10-bit A/D converter control register 2		0000000В
006Ен	ADDH	8/10-bit A/D converter data register (upper byte)		0000000В
006Fн	ADDL	8/10-bit A/D converter data register (lower byte)		0000000В
0070н	WCSR	Watch counter status register	R/W	0000000В
0071н	_	(Disabled)	-	_
0072н	FSR	Flash memory status register	R/W	000Х0000в

Address	Register abbreviation	Register name	R/W	Initial value
0073н	SWRE0	Flash memory sector writing control register 0	R/W	0000000В
0074н	SWRE1	Flash memory sector writing control register 1	R/W	0000000В
0075н	_	(Disabled)	_	_
0076н	WREN	Wild register address compare enable register	R/W	0000000В
0077н	WROR	Wild register data test setting register	R/W	0000000В
0078н	_	Register bank pointer (RP) , Mirror of direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	111111111
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111
007Вн	ILR2	Interrupt level setting register 2	R/W	111111111
007Сн	ILR3	Interrupt level setting register 3	R/W	111111111
007Dн	ILR4	Interrupt level setting register 4	R/W	111111111
007Ен	ILR5	Interrupt level setting register 5	R/W	111111111
007Fн	_	(Disabled)		_
0F80н	WRARH0	Wild register address setting register (upper byte) ch.0	R/W	0000000В
0F81н	WRARL0	Wild register address setting register (lower byte) ch.0	R/W	0000000В
0F82н	WRDR0	Wild register data setting register ch.0	R/W	0000000В
0F83н	WRARH1	Wild register address setting register (upper byte) ch.1	R/W	0000000В
0F84н	WRARL1	Wild register address setting register (lower byte) ch.1	R/W	0000000В
0F85н	WRDR1	Wild register data setting register ch.1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (upper byte) ch.2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (lower byte) ch.2	R/W	0000000B
0F88н	WRDR2	Wild register data setting register ch.2	R/W	0000000В
0F89н to 0F91н	_	(Disabled)	_	_
0F92н	T01CR0	8/16-bit compound timer 01 control status register 0 ch.0	R/W	0000000B
0F93н	T00CR0	8/16-bit compound timer 00 control status register 0 ch.0	R/W	0000000B
0F94н	T01DR	8/16-bit compound timer 01 data register ch.0		0000000В
0F95н	T00DR	8/16-bit compound timer 00 data register ch.0		0000000В
0F96н	TMCR0	8/16-bit compound timer 00/01 timer mode control register ch.0	R/W	00000000в
0F97н	T11CR0	8/16-bit compound timer 11 control status register 0 ch.1	R/W	0000000B
0F98н	T10CR0	8/16-bit compound timer 10 control status register 0 ch.1	R/W	0000000В
0F99н	T11DR	8/16-bit compound timer 11 data register ch.1	R/W	0000000В
0F9Ан	T10DR	8/16-bit compound timer 10 data register ch.1	R/W	0000000В

Address	Register abbreviation	Register name	R/W	Initial value
0F9Вн	TMCR1	8/16-bit compound timer 10/11 timer mode control register ch.1	R/W	00000000в
0F9Cн	PPS01	8/16-bit PPG1 cycle setting buffer register ch.0	R/W	111111111
0F9Dн	PPS00	8/16-bit PPG0 cycle setting buffer register ch.0	R/W	111111111
0F9Ен	PDS01	8/16-bit PPG1 duty setting buffer register ch.0	R/W	111111111
0F9Fн	PDS00	8/16-bit PPG0 duty setting buffer register ch.0	R/W	111111111
0FА0н	PPS11	8/16-bit PPG1 cycle setting buffer register ch.1	R/W	111111111
0FA1н	PPS10	8/16-bit PPG0 cycle setting buffer register ch.1	R/W	111111111
0FA2н	PDS11	8/16-bit PPG1 duty setting buffer register ch.1	R/W	111111111
0FАЗн	PDS10	8/16-bit PPG0 duty setting buffer register ch.1	R/W	11111111В
0FA4н	PPGS	8/16-bit PPG start register	R/W	0000000В
0FA5н	REVC	8/16-bit PPG output inversion register	R/W	0000000В
0FA6н	TMRH0/ TMRLRH0	16-bit reload timer timer/reload register (upper byte) ch.0	R/W	00000000в
0FA7н	TMRL0/ TMRLRL0	16-bit reload timer timer/reload register (lower byte) ch.0	R/W	00000000в
0FA8н, 0FA9н	_	(Disabled)	_	_
0ГААн	PDCRH0	16-bit PPG down counter register (upper byte) ch.0	R	0000000В
0FAВн	PDCRL0	16-bit PPG down counter register (lower byte) ch.0	R	0000000В
0FAСн	PCSRH0	16-bit PPG cycle setting buffer register (upper byte) ch.0	R/W	11111111В
0FADн	PCSRL0	16-bit PPG cycle setting buffer register (lower byte) ch.0	R/W	111111111
0ГАЕн	PDUTH0	16-bit PPG duty setting buffer register (upper byte) ch.0	R/W	111111111
0FAFн	PDUTL0	16-bit PPG duty setting buffer register (lower byte) ch.0	R/W	11111111В
0FB0н	PDCRH1	16-bit PPG down counter register (upper byte) ch.1	R	0000000в
0FB1н	PDCRL1	16-bit PPG down counter register (lower byte) ch.1	R	0000000В
0FB2н	PCSRH1	16-bit PPG cycle setting buffer register (upper byte) ch.1	R/W	111111111
0FВ3н	PCSRL1	16-bit PPG cycle setting buffer register (lower byte) ch.1	R/W	111111111
0FВ4н	PDUTH1	16-bit PPG duty setting buffer register (upper byte) ch.1	R/W	111111111
0FB5н	PDUTL1	16-bit PPG duty setting buffer register (lower byte) ch.1	R/W	111111111
0FB6н to 0FBBн	_	(Disabled)		_
0FBCн	BGR1	LIN-UART baud rate generator register 1	R/W	0000000в
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	0000000в
0ГВЕн	PSSR0	UART/SIO dedicated baud rate generator prescaler select register ch.0	R/W	00000000в

Address	Register abbreviation	Register name	R/W	Initial value
0FBFн	BRSR0	UART/SIO dedicated baud rate generator baud rate setting register ch.0	R/W	00000000в
0FC0н, 0FC1н	_	(Disabled)	_	_
0FC2н	AIDRH	A/D input disable register (upper byte)	R/W	0000000В
0FС3н	AIDRL	A/D input disable register (lower byte)	R/W	0000000В
0FС4н	LCDCC	LCDC control register	R/W	00010000в
0FC5н	LCDCE1	LCDC enable register 1	R/W	00110000в
0FС6н	LCDCE2	LCDC enable register 2	R/W	0000000В
0FC7 _н	LCDCE3	LCDC enable register 3	R/W	0000000В
0FC8н	LCDCE4	LCDC enable register 4	R/W	0000000В
0FС9н	LCDCE5	LCDC enable register 5	R/W	0000000В
0ГСАн	LCDCE6	LCDC enable register 6	R/W	0000000В
0FСВн	LCDCB1	LCDC blinking setting register 1	R/W	0000000В
0ГССн	LCDCB2	LCDC blinking setting register 2	R/W	0000000в
0FCDн to 0FE0н	LCDRAM	LCDC display RAM	R/W	0000000в
0FE1н, 0FE2н	_	(Disabled)	_	_
0FE3н	WCDR	Watch counter data register	R/W	00111111в
0FE4н, 0FE5н	_	(Disabled)	_	_
0FE6н	ILSR3	Input level select register 3	R/W	0000000В
0FE7н	ILSR2	Input level select register 2	R/W	0000000В
0FE8н, 0FE9н	_	(Disabled)	_	_
0FEAн	CSVCR	Clock supervisor control register	R/W	00011100в
0FEBн				
to 0FEDн	_	(Disabled)	_	_
0FEE _H	ILSR	Input level select register	R/W	0000000В
0FEFн	WICR	Interrupt pin select circuit control register	R/W	01000000в
0FF0н to 0FFFн	_	(Disabled)	_	_

(Continued)

• R/W access symbols

R/W : Readable/Writable

R : Read only W : Write only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to the "(Disabled)". Reading the "(Disabled)" returns an undefined value.

■ INTERRUPT SOURCE TABLE

	Interrupt	Vector tab	le address	Bit name of	Same level
Interrupt source	request number	Upper	Lower	interrupt level setting register	priority order (atsimultaneous occurrence)
External interrupt ch.0	IRQ0	FFFA _H	FFFB⊦	L00 [1 : 0]	High
External interrupt ch.4	IIIQU	IIIAH	IIIDH	[[[[[[[[[[[[[[[[[[[[A
External interrupt ch.1	IRQ1	FFF8 _H	FFF9 _H	L01 [1 : 0]	†
External interrupt ch.5	InQI	ГГГОН	ГГГЭН	LOT [1.0]	
External interrupt ch.2	IRQ2	FFF6 _H	FFF7 _H	L02 [1 : 0]	
External interrupt ch.6	INQZ	ГГГОН	FFF/H	L02[1:0]	
External interrupt ch.3	IRQ3	FFF4 _H	FFF5 _H	1.02.[1.0]	
External interrupt ch.7	inus		ГГГЭН	L03 [1 : 0]	
UART/SIO ch.0	IRQ4	FFF2 _H	FFF3 _H	L04 [1 : 0]	
8/16-bit compound timer ch.0 (Lower)	IRQ5	FFF0 _H	FFF1 _H	L05 [1:0]	
8/16-bit compound timer ch.0 (Upper)	IRQ6	FFEEH	FFEFH	L06 [1:0]	
LIN-UART (reception)	IRQ7	FFECH	FFEDH	L07 [1:0]	
LIN-UART (transmission)	IRQ8	FFEAH	FFEBH	L08 [1:0]	
8/16-bit PPG ch.1 (Lower)	IRQ9	FFE8 _H	FFE9 _H	L09 [1:0]	
8/16-bit PPG ch.1 (Upper)	IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]	
16-bit reload timer ch.0	IRQ11	FFE4 _H	FFE5 _H	L11 [1 : 0]	
8/16-bit PPG ch.0 (Upper)	IRQ12	FFE2 _H	FFE3 _H	L12 [1 : 0]	
8/16-bit PPG ch.0 (Lower)	IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]	
8/16-bit compound timer ch.1 (Upper)	IRQ14	FFDEH	FFDF _H	L14 [1 : 0]	
16-bit PPG ch.0	IRQ15	FFDC _H	FFDD⊦	L15 [1:0]	
I ² C ch.0	IRQ16	FFDA⊦	FFDB _H	L16 [1:0]	
16-bit PPG ch.1	IRQ17	FFD8 _H	FFD9 _H	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6 _H	FFD7 _H	L18 [1 : 0]	
Timebase timer	IRQ19	FFD4 _H	FFD5 _H	L19 [1 : 0]	
Watch prescaler/watch counter	IRQ20	FFD2 _H	FFD3 _H	L20 [1 : 0]	
External interrupt ch.8					
External interrupt ch.9	IDO01	EEDO	EED1	1 04 [4 + 0]	
External interrupt ch.10	IRQ21	FFD0 _H	FFD1 _H	L21 [1 : 0]	
External interrupt ch.11					
8/16-bit compound timer ch.1 (Lower)	IRQ22	FFCEH	FFCFH	L22 [1 : 0]	▼
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1 : 0]	Low

■ ELECTRICAL CHARACTERISTICS


1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks	
Parameter	Symbol	Min	Max	Unit	Hemarks	
Power supply voltage*1	Vcc AVcc	Vss - 0.3	Vss + 6.0	V	*2	
	AVR	Vss - 0.3	Vss + 6.0		*2	
Power supply voltage for LCD	V0 to V3	Vss - 0.3	Vss + 6.0	V	*3	
Input voltage*1	Vı	Vss - 0.3	Vss + 6.0	V	*4	
Output voltage*1	Vo	Vss - 0.3	Vss + 6.0	V	*4	
Maximum clamp current	I CLAMP	- 2.0	+ 2.0	mA	Applicable to pins*5	
Total maximum clamp current	Σ l $ $ CLAMP $ $	_	20	mA	Applicable to pins*5	
"L" level maximum	l _{OL1}		15	mA	Other than P00 to P07	
output current	lol2	_	15	IIIA	P00 to P07	
"L" level average	lolav1		4		Other than P00 to P07 Average output current = operating current × operating ratio (1 pin)	
current	rent location are location and location are location and location are location and location are location are location and location are			P00 to P07 Average output current = operating current × operating ratio (1 pin)		
"L" level total maximum output current	Σ loL	_	100	mA		
"L" level total average output current	Σ lolav	_	50	mA	Total average output current = operating current × operating ratio (Total of pins)	
"H" level maximum	І он1		– 15	mA	Other than P00 to P07	
output current	І он2	_	– 15	IIIA	P00 to P07	
"H" level average	I _{OHAV1}		- 4	mA	Other than P00 to P07 Average output current = operating current × operating ratio (1 pin)	
current	IOHAV2 -8		IIIA	P00 to P07 Average output current = operating current × operating ratio (1 pin)		
"H" level total maximum output current	ΣІон	_	- 100	mA		
"H" level total average output current	ΣΙοнαν	_	- 50	mA	Total average output current = operating current × operating ratio (Total of pins)	

(Continued)

Parameter	Symbol	Rat	ing	Unit	Remarks
raiametei	Syllibol	Min	Max	Oilit	nemarks
Power consumption	Pd	_	320	mW	
Operating temperature	TA	- 40	+ 105	°C	
Storage temperature	Tstg	– 55	+ 150	°C	

- *1 : The parameter is based on AVss = Vss = 0.0 V.
- *2 : Apply equal potential to AVcc and Vcc. AVR should not exceed AVcc + 0.3 V.
- *3 : V0 to V3 should not exceed Vcc + 0.3 V.
- *4: V_I and Vo should not exceed V_{CC} + 0.3 V. V_I must not exceed the rating voltage. However, if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.
- *5 : Applicable to pins : P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, P52, P53
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - +B signal is an input signal that exceeds Vcc voltage. The + B signal should always be applied a limiting resistance placed between the + B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this affects other devices.
 - Note that if the + B signal is inputted when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the + B input pin open.
 - Note that analog system input/output pins other than the A/D input pins (LCD drive pins, etc.) cannot accept +B signal input.
 - Sample recommended circuits :




WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Condi- tion	Value		Unit	Remarks	
			Min	Max	Onne	nemarks	
Power supply voltage	Vcc, AVcc		2.42*1,*2	5.5* ¹	V	In normal operating	Other than MB95FV100D-103
			2.3	5.5		Hold condition in STOP mode	
			2.7	5.5		In normal operating	MB95FV100D-103
			2.3	5.5		Hold condition in STOP mode	
Power supply voltage for LCD	V0 to V3	_	Vss	Vcc	V	The range of liquid crystal power supply (The optimal value depends on liquid crystal display elements used.)	
A/D converter reference input voltage	AVR		4.0	AVcc	V		
Smoothing capacitor	Cs		0.1	1.0	μF	*3	
Operating temperature	Та		- 40	+ 105	°C	Other than MB95FV100D-103	
			+ 5	+ 35	°C	MB95FV100D-103	

- *1: The values vary with the operating frequency, machine clock or analog guarantee range.
- *2: The value is 2.88 V when the low voltage detection reset is used.
- *3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. A bypass capacitor of Vcc pin must have a capacitor value higher than Cs. For connection of smoothing capacitor Cs, refer to the diagram below.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

(Vcc = AVcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, Ta = - 40 °C to + 105 °C)

Parameter	Symbol	Pin name	Condi- tion	Min	Value	Max	Unit	Remarks
	V _{IH1}	P10 (selectable at UI0) , P67 (selectable at SIN)	_	0.7 Vcc	Тур 	Vcc + 0.3	V	Hysteresis input (When selecting CMOS input level)
	V _{IH2}	P50, P51 (selectable at I ² C)	_	0.7 Vcc	_	Vss + 5.5	V	omee inpactional,
"H" level input voltage	VIHA	P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, P50 to P53, P60 to P67, P70, P71, P90 to P95, PA0 to PA3, PB0 to PB7, PC0 to PC7, PD0 to PD7, PE0 to PE7	_	0.8 Vcc	_	Vcc + 0.3	V	Port inputs if Auto- motive input levels are selected
	VIHS1	P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, P50 to P53, P60 to P67, P70, P71, P90 to P95, PA0 to PA3, PB0 to PB7, PC0 to PC7, PD0 to PD7, PE0 to PE7	_	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input
	V _{IHS2}	P50, P51	_	0.8 Vcc	_	Vss + 5.5	V	
			_	0.7 Vcc	_	Vcc + 0.3	٧	CMOS input (Flash memory product)
	V _{ІНМ}	RST, MOD	_	0.8 Vcc		Vcc + 0.3	٧	Hysteresis input (MASK ROM product)
	VıL	P10 (selectable at UI0), P50, P51 (selectable at I ² C) P67 (selectable at SIN)		Vss - 0.3		0.3 Vcc	V	Hysteresis input (When selecting CMOS input level)
"L" level input voltage	VILA	P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, P50 to P53, P60 to P67, P70, P71, P90 to P95, PA0 to PA3, PB0 to PB7, PC0 to PC7, PD0 to PD7, PE0 to PE7	_	Vss - 0.3	_	0.5 Vcc	V	Port inputs if Automotive input levels are selected

(Vcc = AVcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, Ta = -40 °C to +105 °C)

Barramatar.	Ob. a.l	,			Value	•		D = 105 C)
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
"L" level input voltage	VILS	P00 to P07 P10 to P14, P20 to P24, P30 to P37, P40 to P43, P50 to P53, P60 to P67, P70, P71, P90 to P95, PA0 to PA3, PB0 to PB7, PC0 to PC7, PD0 to PD7, PE0 to PE7		Vss - 0.3	_	0.2 Vcc	V	Hysteresis input
			_	Vss - 0.3		0.3 Vcc	٧	CMOS input (Flash memory product)
	VILM	RST, MOD	_	Vss - 0.3		0.2 Vcc	V	Hysteresis input (MASK ROM product)
Open-drain output application voltage	V _{D1}	P50, P51	_	Vss - 0.3	—	Vss + 5.5	V	
"H" level output	V _{OH1}	Output pin other than P00 to P07	$I_{OH} = -4.0 \text{ mA}$	Vcc - 0.5	_	_	٧	
voltage	V _{OH2}	P00 to P07	Iон = $-8.0 mA$	$V_{\text{cc}} - 0.5$			٧	
"L" level output voltage	V _{OL1}	Output pin other than P00 to P07, RST*1	lo _L = 4.0 mA	_	_	0.4	V	
	V _{OL2}	P00 to P07	I _{OL} = 12 mA	_	_	0.4	V	
Input leakage current (Hi-Z output leakage current)	lu	Port other than P50, P51	0.0 V < V _I < V _{CC}	– 5	_	+ 5	μА	When the pull-up prohibition setting
Open-drain output leakage current	ILIOD	P50, P51	0.0 V < V _I < V _{SS} + 5.5 V	_	_	5	μΑ	(Continued)

(Vcc = AVcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, Ta = -40 °C to +105 °C)

Dawanatan	Sym-	Din nome	0		Value		11	Domonto
Parameter	bol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
Pull-up resistor	Rpull	P10 to P14, P20 to P24, P30 to P37, P40 to P43, P52, P53, P70, P71	V _I = 0.0 V	25	50	100	kΩ	When the pull- up permission set- ting
Pull-down resistor	Rмор	MOD	$V_{I} = V_{CC}$	50	100	200	kΩ	MASK ROM product only
Input capacitance	Cin	Other than AVcc, AVss, AVR, Vcc, Vss	f = 1 MHz		5	15	pF	
		FcH = 20 MHz	_	9.5	12.5	mA	Flash memory product (at other than Flash memory writing and erasing)	
			FMP = 10 MHz Main clock mode (divided by 2)	_	30.0	35.0	mA	Flash memory product (at Flash memory writing and erasing)
Power supply	Icc	Vcc (External clock			7.2	9.5	mA	MASK ROM product
current*2	ICC		FcH = 32 MHz	_	15.2	20.0	mA	Flash memory product (at other than Flash memory writing and erasing)
			FMP = 16 MHz Main clock mode (divided by 2)	_	35.7	42.5	mA	Flash memory product (at Flash memory writing and erasing)
				_	11.6	15.2	mA	MASK ROM product

(Vcc = AVcc = 5.0 V, AVss = Vss = 0.0 V, Ta = -40 °C to +105 °C)

Parameter	Sym-	Din nama	Condition		Value		Unit	Remarks
Parameter	bol	Pin name	Condition	Min	Тур	Max	Unit	nemarks
	lass		F _{CH} = 20 MHz F _{MP} = 10 MHz Main Sleep mode (divided by 2)	_	4.5	7.5	mA	
Iccs Iccs Vcc Vcc (Exte	ICCS		F _{CH} = 32 MHz F _{MP} = 16 MHz Main Sleep mode (divided by 2)	_	7.2	12.0	mA	
		F _{CL} = 32 kHz F _{MPL} = 16 kHz Sub clock mode (divided by 2)	_	45	100	μА		
	Iccls	Vcc (External clock	F _{CL} = 32 kHz F _{MPL} = 16 kHz Sub sleep mode (divided by 2)	_	10	81	μА	
current*2	Ісст	operation)	F _{CL} = 32 kHz Watch mode Main stop mode T _A = +25 °C	_	4.6	27.0	μА	
			Fch = 4 MHz Fmp = 10 MHz	_	9.3	12.5	mA	Flash memory product
	Іссмец		Main PLL mode (multiplied by 2.5)	_	7.0	9.5	mA	MASK ROM product
	TOOWFLL		Fch = 6.4 MHz FMP = 16 MHz	_	14.9	20.0	mA	Flash memory product
			Main PLL mode (multiplied by 2.5)	_	11.2	15.2	mA	MASK ROM product

(Continued)

 $(Vcc = AVcc = 5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

Parameter	Sym-	Pin name	Condition		Value		Unit	Remarks
Parameter	bol	Pili liaille	Condition Min		Тур	Max	Ollit	neiliaiks
	Iccspll	Vcc	$F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 128 \text{ kHz}$ $Sub \text{ PLL mode}$ $(multiplied by 4),$ $T_{A} = +25 \text{ °C}$		160	400	μА	
Power supply	Істѕ	(External clock operation)	$F_{CH} = 10 \text{ MHz}$ Timebase timer mode $T_A = +25 \text{ °C}$	_	0.40	1.10	mA	
current*2	Іссн		Sub stop mode T _A = +25 °C	_	3.5	20	μА	
	la		Fch = 16 MHz At operating of A/D conversion		2.4	4.7	mA	
	Іан	AVcc	FcH = 16 MHz At stopping of A/D conversion TA = +25 °C	_	1	5	μΑ	
LCD internal division resistance	RLCD	_	Between V3 and Vss		300		kΩ	
COM0 to COM3 output impedance	Rvcoм	COM0 to COM3	V1 to V3 = 3.6 V			5	kΩ	
SEG00 to SEG39 output impedance	Rvseg	SEG00 to SEG39	_	_	_	7	kΩ	
LCD leak current	ILCDL	V0 to V3, COM0 to COM3 SEG00 to SEG39	_	- 1		+ 1	μΑ	

^{*1:} Product without clock supervisor only.

- Refer to "4. AC Characteristics (1) Clock Timing" for Fch and Fcl.
- Refer to "4. AC Characteristics (2) Source Clock/Machine Clock" for FMP and FMPL.


^{*2: •} The power-supply current is determined by the external clock. When both low voltage detection option and clock supervisor are selected, the power-supply current will be a value of adding current consumption of the low voltage detection circuit (ILVD) and current consumption of built-in CR oscillator (ICSV) to the specified value.


4. AC Characteristics


(1) Clock Timing


(Vcc = 2.42 V to 5.5 V, AVss = Vss = 0.0 V, TA = -40 °C to +105 °C)

Parameter	Sym-	Pin name	Condi-		Value		Unit	Remarks
Parameter	bol	Pili liaille	tion	Min	Тур	Max	Oill	nemarks
				1.00	_	16.25	MHz	When using main oscillation circuit
				1.00	_	32.50	MHz	When using external clock
	Fсн	X0, X1		3.00	_	10.00	MHz	Main PLL multiplied by 1
				3.00		8.13	MHz	Main PLL multiplied by 2
Clock frequency				3.00	_	6.50	MHz	Main PLL multiplied by 2.5
				3.00	_	4.06	MHz	Main PLL multiplied by 4
	FcL	X0A, X1A		_	32.768	_	kHz	When using sub oscillation circuit
			_		32.768	_	kHz	When using sub PLL Vcc = 2.3 V to 3.6 V
	thcyl	X0, X1		61.5	_	1000	ns	When using main oscillation circuit
Clock cycle time				30.8	_	1000	ns	When using external clock
	t LCYL	X0A, X1A		_	30.5	_	μs	When using sub oscillation circuit
lanut alaak nulaa width	twH1	X0		61.5	_		ns	When using external clock
Input clock pulse width	twH2	X0A		— 15.2 — μs 70%.		Duty ratio is about 30% to 70%.		
Input clock rise time and fall time	tcr tcr	X0, X0A				5	ns	When using external clock











(2) Source Clock/Machine Clock


$$(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_A = -40 \,^{\circ}\text{C to} + 105 \,^{\circ}\text{C})$$

Parameter	Symbol	Condi-	Va	lue	Unit	Remarks
T di diliotoi	Cymbol	tion	Min	Max	0	Hemarko
Source clock cycle time*1 (Clock before setting	tsclk		61.5	2000	ns	When using main clock Min: FcH = 8.125 MHz, PLL multiplied by 2 Max: FcH = 1 MHz, divided by 2
division)	ISOLK		7.6	61.0	μs	When using sub clock Min: FcL = 32 kHz, PLL multiplied by 4 Max: FcL = 32 kHz, divided by 2
Course clock frequency	Fsp		0.50	16.25	MHz	When using main clock
Source clock frequency	Fspl	<u> </u>	16.384	131.072	kHz	When using sub clock
Machine clock cycle time*2 (Minimum instruction	t MCLK		61.5	32000	ns	When using main clock Min: $F_{SP} = 16.25$ MHz, no division Max: $F_{SP} = 0.5$ MHz, divided by 16
execution time)	IMCLK		7.6	976.5	μs	When using sub clock Min: F _{SPL} = 131 kHz, no division Max: F _{SPL} = 16 kHz, divided by 16
Machine clock frequency	F _{MP}		0.031	16.250	MHz	When using main clock
Machine clock frequency	F _{MPL}		1.024	131.072	kHz	When using sub clock

- *1: Clock before setting division due to machine clock division ratio selection bit (SYCC: DIV1 and DIV0). This source clock is divided by the machine clock division ratio selection bit (SYCC: DIV1 and DIV0), and it becomes the machine clock. Further, the source clock can be selected as follows.
 - Main clock divided by 2
 - PLL multiplication of main clock (select from 1, 2, 2.5, 4 multiplication)
 - Sub clock divided by 2
 - PLL multiplication of sub clock (select from 2, 3, 4 multiplication)
- *2: Operation clock of the microcontroller. Machine clock can be selected as follows.
 - Source clock (no division)
 - · Source clock divided by 4
 - Source clock divided by 8
 - · Source clock divided by 16








(3) External Reset

$$(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ TA} = -40 \,^{\circ}\text{C to } + 105 \,^{\circ}\text{C})$$

Parameter	Symbol	Symbol Pin		ondi- Value			Remarks
Farameter	Symbol	name	tion	Min	Max	Unit	nemarks
				2 t мськ*1	_	ns	At normal operating
RST "L" level pulse width	t RSTL	RST		Oscillation time of oscillator*2 + 100		μs	At stop mode, sub clock mode, sub sleep mode, and watch mode
				100			At timebase timer mode


- *1 : Refer to "(2) Source Clock/Machine Clock" for tmclk.
- *2 : Oscillation start time of oscillator is the time that the amplitude reaches 90 %. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of μ s and several ms. In the external clock, the oscillation time is 0 ms.




(4) Power-on Reset

$$(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40 \, ^{\circ}\text{C to } + 105 \, ^{\circ}\text{C})$$

Parameter	Symbol	Pin name	n name Condition		lue	Unit	Remarks	
Parameter	Syllibol	FIII IIailie	Condition	Min	Max	Oilit	nemarks	
Power supply rising time	t⊓		_	_	50	ms		
Power supply cutoff time	toff	Vcc		1		ms	Waiting time until power-on	



Note: Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, set the slope of rising within 30 mV/ms as shown below.




(5) Peripheral Input Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } + 105 \,^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Val	ue	Unit
raiailletei	Syllibol	Finitianie	Condition	Min	Max	Oilit
Peripheral input "H" pulse width	tı∟ıн	INT00 to INT07, INT10 to INT13, EC0, EC1, TI0,		2 t мськ*	_	ns
Peripheral input "L" pulse width	tıнı∟	TRG0/ADTG, TRG1		2 tмськ*	_	ns

^{*:} Refer to "(2) Source Clock/Machine Clock" for tmclk.




(6) UART/SIO, Serial I/O Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ TA} = -40 \,^{\circ}\text{C to } + 105 \,^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit
raiailletei	Syllibol	Fili lialile	Condition	Min	Max	Oilit
Serial clock cycle time	tscyc	UCK0		4 t мськ*	_	ns
$UCK\downarrow \to UO$ time	tsLov	UCK0, UO0	Internal clock operation output pin :	- 190	+190	ns
Valid UI → UCK ↑	tıvsн	UCK0, UI0	C _L = 80 pF + 1TTL.	2 t мськ*	_	ns
$UCK \uparrow \to valid \; UI \; hold \; time$	tsнıx	UCK0, UI0		2 t мськ*		ns
Serial clock "H" pulse width	t shsl	UCK0		4 t мськ*	_	ns
Serial clock "L" pulse width	t slsh	UCK0	External clock	4 t мськ*	_	ns
$UCK\downarrow \to UO$ time	tsLov	UCK0, UO0	operation output pin :	0	190	ns
Valid UI → UCK ↑	tıvsн	UCK0, UI0	$C_L = 80 \text{ pF} + 1\text{TTL}.$	2 t мськ*	_	ns
UCK $\uparrow \rightarrow$ valid UI hold time	tsніх	UCK0, UI0		2 t мськ*	_	ns

^{*:} Refer to "(2) Source Clock/Machine Clock" for tmclk.



(7) LIN-UART Timing

Sampling at the rising edge of sampling $clock^{*1}$ and prohibited serial clock delay*² (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)


 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ TA} = -40 \,^{\circ}\text{C to } + 105 \,^{\circ}\text{C})$

Parameter	Sym-	Pin name	Condition	Va	lue	Unit
Parameter	bol	Pili liaille	Condition	Min	Max	Ullit
Serial clock cycle time	tscyc	SCK		5 tmclk*3		ns
$SCK \downarrow \to SOT$ delay time	t sLOVI	SCK, SOT	Internal clock	-95	+95	ns
Valid SIN → SCK \uparrow	tıvsнı	SCK, SIN	operation output pin : $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	tmcLK*3 + 190		ns
$SCK \uparrow \to valid \; SIN \; hold \; time$	t shixi	SCK, SIN	·	0		ns
Serial clock "L" pulse width	tslsh	SCK		3 tмськ*3 — tв		ns
Serial clock "H" pulse width	tshsl	SCK		tмськ*3 + 95		ns
$SCK \downarrow \to SOT$ delay time	tslove	SCK, SOT	External clock	_	2 tмськ*3 + 95	ns
Valid SIN → SCK ↑	tivshe	SCK, SIN	operation output pin :	190		ns
$SCK \uparrow \to valid \; SIN \; hold \; time$	t shixe	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	tмськ*3 + 95		ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	t R	SCK			10	ns

^{*1 :} Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

^{*2:} Serial clock delay function is used to delay half clock for the output signal of serial clock.

^{*3:} Refer to "(2) Source Clock/Machine Clock" for tmclk.



Sampling at the falling edge of sampling clock*1 and prohibited serial clock delay*2 (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)


 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ TA} = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

Parameter	Sym-	Pin name	Condition	Va	lue	Unit
Parameter	bol		Condition	Min	Max	Offic
Serial clock cycle time	tscyc	SCK		5 t мськ* ³		ns
$SCK \uparrow \to SOT$ delay time	t shovi	SCK, SOT	Internal clock operation output pin :	-95	+95	ns
Valid SIN $ ightarrow$ SCK \downarrow	tivsli	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	tмськ*3 + 190		ns
$SCK \downarrow \to valid \; SIN \; hold \; time$	t sLIXI	SCK, SIN		0	_	ns
Serial clock "H" pulse width	t shsl	SCK		3 tмсцк*3 — tr		ns
Serial clock "L" pulse width	t slsh	SCK		tмськ*3 + 95	_	ns
$SCK \uparrow \to SOT \ delay \ time$	t shove	SCK, SOT	External clock		2 tmclk*3 + 95	ns
Valid SIN $ ightarrow$ SCK \downarrow	tivsle	SCK, SIN	operation output pin :	190		ns
$SCK \downarrow \to valid \; SIN \; hold \; time$	tslixe	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	tмськ*3 + 95	_	ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	t⊓	SCK		_	10	ns

^{*1:} Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

^{*2:} Serial clock delay function is used to delay half clock for the output signal of serial clock.

^{*3:} Refer to "(2) Source Clock/Machine Clock" for tmclk.




Sampling at the rising edge of sampling $clock^{*1}$ and enabled serial clock delay*² (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ TA} = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

Parameter	Sym- bol	Pin name	Condition	Valu	Unit	
			Condition	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK		5 tмськ* ³	_	ns
$SCK \uparrow \to SOT$ delay time	t shovi	SCK, SOT	Internal clock	-95	+95	ns
Valid SIN \rightarrow SCK $↓$	tıvslı	SCK, SIN	operation output pin :	tмськ*3 + 190		ns
$SCK \downarrow \rightarrow valid SIN hold time$	tslixi	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	0		ns
$SOT \to SCK \downarrow delay time$	tsovu	SCK, SOT			4 tmclk*3	ns

- *1: Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.
- *2: Serial clock delay function is used to delay half clock for the output signal of serial clock.
- *3: Refer to "(2) Source Clock/Machine Clock" for tmclk.




Sampling at the falling edge of sampling clock*1 and enabled serial clock delay*2 (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1)

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ TA} = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

Parameter	Sym-	Pin name	Condition	Valu	Unit		
Parameter	bol	Pili lialile	Condition	Min	Max	Oiiit	
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns	
$SCK \downarrow \to SOT$ delay time	tsLovi	SCK, SOT	Internal clock	-95	+95	ns	
Valid SIN → SCK ↑	t ıvshı	SCK, SIN	operating output pin :	tмськ*3 + 190	_	ns	
$SCK \uparrow \to valid \; SIN \; hold \; time$	t shixi	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	0	_	ns	
$SOT \to SCK \uparrow delay time$	tsovні	SCK, SOT		_	4 tmcLK*3	ns	

- *1: Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.
- *2: Serial clock delay function is used to delay half clock for the output signal of serial clock.
- *3: Refer to "(2) Source Clock/Machine Clock" for tmclk.




(8) I2C Timing

(Vcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, Ta = - 40 °C to + 105 °C)


					Val	ue		Unit
Parameter	Symbol	Pin name	Condition	Standar	d-mode	Fast-	mode	
				Min	Max	Min	Max	
SCL clock frequency	fscL	SCL0		0	100	0	400	kHz
(Repeat) Start condition hold time SDA $\downarrow \to$ SCL \downarrow	thd;sta	SCL0 SDA0		4.0		0.6	_	μs
SCL clock "L" width	tLOW	SCL0		4.7		1.3		μs
SCL clock "H" width	t HIGH	SCL0		4.0	_	0.6		μs
(Repeat) Start condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	tsu;sta	SCL0 SDA0	$R = 1.7 \text{ k}\Omega,$	4.7		0.6	_	μs
Data hold time SCL \downarrow \rightarrow SDA \downarrow \uparrow	thd;dat	SCL0 SDA0	C = 50 pF*1	0	3.45*2	0	0.9*3	μs
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	tsu;dat	SCL0 SDA0		0.25*4		0.1*4	_	μs
Stop condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t su;sто	SCL0 SDA0		4.0		0.6	_	μs
Bus free time between stop condition and start condition	t BUF	SCL0 SDA0		4.7	_	1.3	_	μs

- *1: R, C: Pull-up resistor and load capacitor of the SCL and SDA lines.
- *2: The maximum thd:DAT have only to be met if the device dose not stretch the "L" width (tLow) of the SCL signal.
- *3 : A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement tsu; DAT ≥ 250 ns must then be met.
- *4: Refer to " Note of SDA and SCL set-up time".



Note: The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.



(Vcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, T_A = -40 °C to + 105 °C)

	Sym-	Pin		,	%, AVSS = VSS = 0.0 V, ue* ²									
Parameter	bol	name	Condition	Min	Max	Unit	Remarks							
SCL clock "L" width	tLOW	SCL0		(2 + nm / 2) tmcLK - 20	_	ns	Master mode							
SCL clock "H" width	t HIGH	SCL0		(nm / 2) tmcLK - 20	(nm / 2) t _{MCLK} + 20	ns	Master mode							
Start condition hold time	thd;sta	SCL0 SDA0		(-1 + nm / 2) tмсLк - 20	(-1 + nm) tмсLк + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.							
Stop condition setup time	t su;sto	SCL0 SDA0									(1 + nm / 2) tmcLK - 20	(1 + nm / 2) tmcLk + 20	ns	Master mode
Start condition setup time	tsu;sta	SCL0 SDA0		(1 + nm / 2) tmcLK - 20	(1 + nm / 2) tmclk + 20	ns	Master mode							
Bus free time between stop condition and start condition	tвиғ	SCL0 SDA0		(2 nm + 4) tmcLK - 20	_	ns								
Data hold time	thd;dat	SCL0 SDA0		3 tmcLK - 20	_	ns	Master mode							
Data setup time	tsu;dat	SCL0 SDA0	$R = 1.7 \text{ k}\Omega$, $C = 50 \text{ pF}^{*1}$	(-2+nm/2) tmcLk - 20	(-1 + nm / 2) tмськ + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied.							
Setup time between clearing interrupt and SCL rising	tsu;int	SCL0		(nm / 2) t _{MCLK} – 20	(1 + nm / 2) tmclk + 20	ns	Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to interrupt at 8th SCL↓.							
SCL clock "L" width	tLOW	SCL0		4 tmclk - 20	_	ns	At reception							
SCL clock "H" width	t HIGH	SCL0		4 tmclk - 20	_	ns	At reception							
Start condition detection	thd;sta	SCL0 SDA0		2 tmclk — 20	_	ns	Undetected when 1 tmclk is used at reception							

(Continued)

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } + 105 \,^{\circ}\text{C})$

Parameter	Sym-	Pin	Condition	Valu	e*2	Unit	Remarks
raiametei	bol	name	Condition	Min	Max	Oilit	nemarks
Stop condition detection	t su;sто	SCL0 SDA0		2 tmclk - 20		ns	Undetected when 1 tmclk is used at reception
Restart condition detection condition	t _{SU;STA} SCL0 SDA0			2 tmclk - 20	_	ns	Undetected when 1 tmclk is used at reception
Bus free time	t BUF	SCL0 SDA0		2 tмськ — 20	_	ns	At reception
Data hold time	thd;dat	SCL0 SDA0	$R = 1.7 \text{ k}\Omega,$	2 tмськ — 20	_	ns	At slave transmission mode
Data setup time	t su;dat	SCL0 SDA0	$C = 50 \text{ pF}^{*1}$	tLow - 3 tMCLK - 20		ns	At slave transmission mode
Data hold time	thd;dat	SCL0 SDA0		0		ns	At reception
Data setup time	tsu;dat	SCL0 SDA0		tмськ — 20		ns	At reception
SDA↓→SCL↑ (at wakeup function)	t WAKE- UP	SCL0 SDA0		Oscillation stabilization wait time + 2 tmclk - 20	_	ns	

^{*1:} R, C: Pull-up resistor and load capacitor of the SCL and SDA lines.

- *2: Refer to "(2) Source Clock/Machine Clock" for tmclk.
 - m is CS4 bit and CS3 bit (bit 4 and bit 3) of I²C clock control register (ICCR).
 - n is CS2 bit to CS0 bit (bit 2 to bit 0) of I²C clock control register (ICCR).
 - Actual timing of I²C is determined by m and n values set by the machine clock (t_{MCLK}) and CS4 to CS0 of ICCR0 register.
 - Standard-mode :

m and n can be set at the range : $0.9 \text{ MHz} < t_{\text{MCLK}}$ (machine clock) < 10 MHz. Setting of m and n determines the machine clock that can be used below.

• Fast-mode:


m and n can be set at the range : $3.3~MHz < t_{MCLK}$ (machine clock) < 10~MHz. Setting of m and n determines the machine clock that can be used below.

```
\begin{array}{lll} (m,\,n) \,=\, (1,\,8) & : \, 3.3 \; \text{MHz} < t_{\text{MCLK}} \leq 4 \; \text{MHz} \\ (m,\,n) \,=\, (1,\,22) \;,\; (5,\,4) & : \, 3.3 \; \text{MHz} < t_{\text{MCLK}} \leq 8 \; \text{MHz} \\ (m,\,n) \,=\, (6,\,4) & : \, 3.3 \; \text{MHz} < t_{\text{MCLK}} \leq 10 \; \text{MHz} \end{array}
```

(9) Low Voltage Detection

 $(AVss = Vss = 0.0 V, T_A = -40 °C to + 105 °C)$

Parameter	Symbol	Condi-		Value		Unit	Remarks
Parameter	Syllibol	tion	Min	Тур	Max	Oilit	nemarks
Release voltage	V _{DL+}		2.52	2.70	2.88	V	At power-supply rise
Detection voltage	V _{DL} -		2.42	2.60	2.78	V	At power-supply fall
Hysteresis width	VHYS		70	100		mV	
Power-supply start voltage	Voff		_	_	2.3	V	
Power-supply end voltage	Von		4.9	_		V	
Power-supply voltage			0.3	_	_	μs	Slope of power supply that reset release signal generates
change time (at power supply rise)	tr	_		3000		μs	Slope of power supply that reset release signal generates within rating (V _{DL+})
Power-supply voltage			300	_		μs	Slope of power supply that reset detection signal generates
change time (at power supply fall)	tf		_	300	_	μs	Slope of power supply that reset detection signal generates within rating (V _{DL} -)
Reset release delay time	t _{d1}		_	_	400	μs	
Reset detection delay time	t _{d2}		_	_	30	μs	
Current consumption	ILVD		_	38	50	μА	Current consumption of low voltage detection circuit only



(10) Clock Supervisor Clock

(Vcc = AVcc = 5 V \pm 10%, AVss = Vss = 0.0 V, T_A = -40 $^{\circ}C$ to $\,+$ 105 $^{\circ}C)$

Parameter	Symbol	Condi-	Value			Unit	Remarks
		tion	Min	Тур	Max	Onne	nemarks
Oscillation frequency	fоит		50	100	200	kHz	
Oscillation start time	twk		_	_	10	μs	
Current consumption	Icsv			20	36	μА	Current consumption of built- in CR oscillator, at 100 kHz oscillation

5. A/D Converter

(1) A/D Converter Electrical Characteristics


(AVcc = Vcc = 4.0 V to 5.5 V, AVss = Vss = 0.0 V, $T_A = -40$ °C to +105 °C)


Dorometer	Cumbal	Condi-		Value		Unit	Domonico
Parameter	Symbol	tion	Min	Тур	Max	Unit	Remarks
Resolution			_	_	10	bit	
Total error			- 3.0	_	+ 3.0	LSB	
Linearity error	_		- 2.5	_	+ 2.5	LSB	
Differential linear error			- 1.9	_	+ 1.9	LSB	
Zero transition voltage	Vот		AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	V	
Full-scale transition voltage	V _{FST}		AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	V	
Compare time	_		0.9	_	16500	μs	4.5 V ≤ AVcc ≤ 5.5 V
Compare ume			1.8	_	16500	μs	4.0 V ≤ AVcc < 4.5 V
Sampling time		_	0.6	_	~	μs	$\begin{array}{l} \text{4.5 V} \leq \text{AVcc} \leq \\ \text{5.5 V,} \\ \text{At external} \\ \text{impedance} < \text{5.4 k} \Omega \end{array}$
Sampling time	_		1.2	_	∞	μs	$\begin{array}{l} 4.0 \text{ V} \leq \text{AVcc} < \\ 4.5 \text{ V}, \\ \text{At external} \\ \text{impedance} < 2.4 \text{ k}\Omega \end{array}$
Analog input current	lain		-0.3	_	+0.3	μΑ	
Analog input voltage	Vain		AVss	_	AVR	V	
Reference voltage			AVss + 4.0		AVcc	V	AVR pin
Reference voltage supply current	lR		_	600	900	μА	AVR pin, During A/D operation
зарріу сипепі	lпн		_	_	5	μА	AVR pin, At stop mode

(2) Notes on Using A/D Converter

. About the external impedance of analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also, if the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.





About errors

As IAVcc - AVssl becomes smaller, values of relative errors grow larger.

(3) Definition of A/D Converter Terms

Resolution

The level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

• Linearity error (unit : LSB)

The deviation between the value along a straight line connecting the zero transition point ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") of a device and the full-scale transition point


("11 1111 1111" $\leftarrow \rightarrow$ "11 1111 1110") compared with the actual conversion values obtained.


• Differential linear error (Unit : LSB)

Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

Total error (unit: LSB)

Difference between actual and theoretical values, caused by a zero transition error, full-scale transition error, linearity error, quantum error, and noise.





6. Flash Memory Program/Erase Characteristics

Parameter	Condition		Value		Unit	Remarks
Parameter	Condition	Min	Тур	Max	Ollit	nemarks
Sector erase time (4 Kbytes sector)		_	0.2*1	0.5*2	S	Excludes 00 _H programming prior erasure.
Sector erase time (16 Kbytes sector)			0.5*1	7.5*2	S	Excludes 00 _H programming prior erasure.
Byte programming time	_	_	32	3600	μs	Excludes system-level overhead.
Program/erase cycle		10000	_	_	cycle	
Power supply voltage at program/erase		4.5		5.5	٧	
Flash memory data retention time		20*3	_	_	year	Average T _A = +85 °C


^{*1 :} $T_A = +25 \, ^{\circ}C$, $V_{CC} = 5.0 \, V$, 10000 cycles

^{*2 :} $T_A = +85 \, ^{\circ}C$, $V_{CC} = 4.5 \, V$, 10000 cycles

 $^{^*3}$: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 $^\circ$ C).

■ EXAMPLE CHARACTERISTICS

• Power supply current temperature



0

-50

+50

Ta [°C]

+100

6


Vcc [V]


(Continued)


+150


0


2















• Pull-up



■ MASK OPTION

No.	Part number	MB95128MB	MB95F124MB/F124NB/F124JB MB95F126MB/126NB/F126JB MB95F128MB/F128NB/F128JB	MB95FV100D-103
	Specifying procedure	Specify when ordering MASK	Setting disabled	Setting disabled
1	Clock mode select Single-system clock mode Dual-system clock mode	Dual-system clock mode	Dual-system clock mode	Changing by the switch on MCU board
2	Low voltage detection reset* • With low voltage detection reset • Without low voltage detection reset	Specify when ordering MASK	Specified by part number	Changing by the switch on MCU board
3	Clock supervisor* • With clock supervisor • Without clock supervisor	Specify when ordering MASK	Specified by part number	Changing by the switch on MCU board
4	Reset output* • With reset output • Without reset output	Specify when ordering MASK	Specified by part number	MCU board switch set as following; • With supervisor: Without reset output • Without supervisor: With reset output
5	Oscillation stabilization wait time	Fixed to oscillation stabilization wait time of (2 ¹⁴ –2) /FcH	Fixed to oscillation stabilization wait time of (2 ¹⁴ –2) /F _{CH}	Fixed to oscillation stabilization wait time of (2 ¹⁴ –2) /F _{CH}


^{*:} Refer to table below about clock mode select, low voltage detection reset, clock supervisor select and reset output.


Part number	Clock mode select	Low voltage detection reset	Clock supervisor	Reset output
		No	No	Yes
MB95128MB		Yes	No	Yes
		Yes	Yes	No
MB95F124MB	-	No	No	Yes
MB95F124NB		Yes	No	Yes
MB95F124JB	Dual avetem	Yes	Yes	No
MB95F126MB	- Dual-system	No	No	Yes
MB95F126NB		Yes	No	Yes
MB95F126JB		Yes	Yes	No
MB95F128MB]	No	No	Yes
MB95F128NB]	Yes	No	Yes
MB95F128JB]	Yes	Yes	No
		No	No	Yes
	Single-system	Yes	No	Yes
MD055/400D 400		Yes	Yes	No
MB95FV100D-103		No	No	Yes
	Dual-system	Yes	No	Yes
		Yes	Yes	No

■ ORDERING INFORMATION

Part number	Package
MB95128MBPMC MB95F124MBPMC MB95F124NBPMC MB95F124JBPMC MB95F126MBPMC MB95F126NBPMC MB95F126JBPMC MB95F128MBPMC MB95F128MBPMC MB95F128NBPMC MB95F128JBPMC MB95F128JBPMC	100-pin plastic LQFP (FPT-100P-M20)
MB95128MBPF MB95F124MBPF MB95F124NBPF MB95F124JBPF MB95F126MBPF MB95F126NBPF MB95F126JBPF MB95F128MBPF MB95F128NBPF MB95F128NBPF MB95F128JBPF	100-pin plastic QFP (FPT-100P-M06)
MB2146-303A (MB95FV100D-103PBT)	MCU board (224-pin plastic PFBGA (BGA-224P-M08)


■ PACKAGE DIMENSIONS






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
_	_	Added the MB95128MB (MASK ROM product)
26	■ I/O MAP	Changed as follows for R/W of Reset source register $R \to R/W$
35	■ ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings	For the operating temperature, the max rating is changed; + 85 $^{\circ}$ C \rightarrow + 105 $^{\circ}$ C
37 to 42, 44, 47 to 51, 53, 55 to 57, 59 to 63	Temperature conditions on table	Changed as follows $T_A = -40 ^{\circ}\text{C to} +85 ^{\circ}\text{C} \rightarrow T_A = -40 ^{\circ}\text{C to} +105 ^{\circ}\text{C}$
42	■ ELECTRICAL CHARACTERISTICS 4. AC Characteristics (1) Clock Timing	Added "Main PLL multiplied by 4" in the Clock frequency
44	(2) Source Clock/Machine Clock	 Changed in the remarks of source clock cycle time (when using main clock) Min: FcH = 16.25 MHz, PLL multiplied by 1 → Min: FcH = 8.125 MHz, PLL multiplied by 2 Changed the footnote of *1; PLL multiplication of main clock (select from 1, 2, 2.5 multiplication) → PLL multiplication of main clock (select from 1, 2, 2.5, 4 multiplication) Added "×4" in the Main PLL of "• Outline of clock generation block"
45 46		Changed as follows • Operating voltage – Operating frequency (T _A = - 40 °C to +85 °C) → • Operating voltage – Operating frequency (T _A = - 40 °C to +105 °C) Changed the figure of • Main PLL operation frequency
57	(8) I ² C Timing	Added the *4
68 to 73	■ EXAMPLE CHARACTERISTICS	Added the ■ EXAMPLE CHARACTERISTICS

The vertical lines marked in the left side of the page show the changes.

FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD.

151 Lorong Chuan, #05-08 New Tech Park,
Singapore 556741

Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm.3102, Bund Center, No.222 Yan An Road(E), Shanghai 200002, China Tel: +86-21-6335-1560 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road
Tsimshatsui, Kowloon
Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269
http://cn.fujitsu.com/fmc/tw

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.