Switch-Mode LED Driver IC with High Current Accuracy

Features

- Switch mode controller for single switch drivers
 Buck
 - o Boost
 - Buck-boost
 - o SEPIC
- Works with high side current sensing
- Closed loop control of output current
- High PWM dimming ratio
- Internal 250V linear regulator (can be extended using external zener diodes)
- ► Internal 2% Voltage Reference (0°C < T_a < 85°C)
- Constant frequency or constant off-time operation
- Programmable slope compensation
- Enable & PWM dimming
- ► +0.2A/-0.4A gate drive
- Output short circuit protection
- Output over voltage protection
- Synchronization capability
- Programmable MOSFET current limit
- Soft start


Applications

- RGB backlight applications
- ► Automotive LED driver application
- Battery Powered LED lamps
- Other DC/DC LED drivers


General Description

The HV9911 is a current mode control LED driver IC designed to control single switch PWM converters (buck, boost, buck-boost, or SEPIC), in a constant frequency or constant off-time mode. The controller uses a peak current control scheme, (with programmable slope compensation), and includes an internal transconductance amplifier to control the output current in closed loop, enabling high output current accuracy. In the constant frequency mode, multiple HV9911s can be synchronized to each other, or to an external clock, using the SYNC pin. Programmable MOSFET current limit enables current limiting during input under voltage and output overload conditions. The IC also includes a 0.2A source and 0.4A sink gate driver for high power applications. An internal 9 to 250V linear regulator powers the IC, eliminating the need for a separate power supply for the IC. HV9911 provides a TTL compatible, PWM dimming input that can accept an external control signal with a duty ratio of 0-100% and a frequency of up to a few kilohertz. The IC also provides a FAULT output which, can be used to disconnect the LEDs in case of a fault condition, using an external disconnect FET.


The HV9911 based LED driver is ideal for RGB backlight applications with DC inputs. The HV9911 based LED lamp drivers can achieve efficiency in excess of 90% for buck and boost applications.



Typical Application Circuit - Buck



Typical Application Circuit - SEPIC



Ordering Information

DEVICE	Package Options		
DEVICE	16-Lead SOIC		
HV9911	HV9911NG-G		

-G indicates package is RoHS compliant ('Green')





Pin Configuration



Absolute Maximum Ratings

Parameter	Value			
V _{IN} to GND	-0.5V to +250V			
V _{DD} to GND	-0.3V to +13.5V			
CS1, CS2 to GND	-0.3V to (V _{DD} + 0.3V)			
PWMD to GND	-0.3V to (V _{DD} + 0.3V)			
GATE to GND	-0.3V to (V _{DD} + 0.3V)			
All other pins to GND	-0.3V to (V _{DD} + 0.3V)			
Continuous Power Dissipation (TA = +25°C)				
16-Pin SOIC (derate 10.0mW/°C above +25°C)	1000mW			
Junction to ambient thermal impedance	82°C/W			
Operating ambient temperature range	-40°C to +85°C			
Junction temperature	+125°C			
Storage temperature range	-65°C to +150°C			

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics (Over recommended operating conditions. V_{IN} = 24V, T_A = 25°C, unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Units	Conditions		
Input								
V _{INDC}	Input DC supply voltage range*	(1)	-	250	V	DC input voltage		
I _{INSD}	Shut-down mode supply current*		1.0	1.5	mA	PWMD connected to GND, V _{IN} = 24V		
Internal F	Internal Regulator							
V _{DD}	Internally regulated voltage*	7.25	7.75	8.25	V	V _{IN} = 9–250V, I _{DD(ext)} = 0, PWMD connected to GND		
UVLO	V _{DD} undervoltage lockout threshold	6.65	6.90	7.20	V	V _{DD} rising		
ΔUVLO	V _{DD} undervoltage lockout hysteresis	-	500	-	mV			
V _{DD(ext)}	Steady state external voltage that can be applied at the V _{DD} pin ²	-	-	12	V			
Reference	e			l	1			
V	REF pin voltage (0°C < T _A < 25°C)	1.225	1.25	1.275	V	REF bypassed with a 0.1µF capacitor		
V _{REF}	REF pin voltage (-40°C < T _A < 85°C)	1.2125	1.25	1.275	V	to GND; $I_{REF} = 0$; $V_{DD} = 7.75V$; PWMD = GND		
V _{REFLINE}	Line regulation of reference voltage	0	-	20	mV	REF bypassed with a 0.1µF capacitor to GND; I _{REF} = 0; V _{DD} = 7.25 – 12V; PWMD = GND		
V _{REFLOAD}	Load regulation of reference voltage	0	-	10	mV	REF bypassed with a 0.1µF capacitor to GND; I _{REF} = 0-500µ; PWMD = GND		
PWM Din	nming							
V _{PWMD(Io)}	PWMD input low voltage*	-	-	0.80	V	V _{DD} = 7.25V – 12V		
V _{PWMD(hi)}	PWMD input high voltage*	2.0	-	-	V	V _{DD} = 7.25V – 12V		
R _{PWMD}	PWMD pull-down resistance	50	100	150	kΩ	V _{PWMD} = 5.0V		
GATE								
SOURCE	GATE short circuit current	0.2	-	-	Α	$V_{GATE} = 0V; V_{DD} = 7.75V$		
I _{SINK}	GATE sinking current	0.4	-	-	Α	$V_{GATE} = 7.75V ; V_{DD} = 7.75V$		
T _{RISE}	GATE output rise time	-	50	85	ns	$C_{GATE} = 1nF; V_{DD} = 7.75V$		
T _{FALL}	GATE output fall time	-	25	45	ns	$C_{GATE} = 1nF; V_{DD} = 7.75V$		
Over Voltage Protection								
V _{OVP}	V _{OVP} IC shut down voltage*		1.25	1.285	V	V _{DD} = 7.25 – 12V ; OVP rising		
Current Sense								
T _{BLANK}	Leading edge blanking	100	-	375	ns			
T _{DELAY1}	Delay to output of COMP comparator	-	-	180	ns	$\begin{aligned} \text{COMP} &= \text{V}_{\text{DD}} \text{ ; C}_{\text{LIM}} = \text{REF;} \\ \text{V}_{\text{CS}} &= 0 \text{ to 600mV step} \end{aligned}$		


Symbol	Parameter	Min	Тур	Max	Units	Conditions
T _{DELAY2}	Delay to output of C _{LIMIT} comparator	-	-	180	ns	$ \begin{array}{c} \text{COMP} = \text{V}_{\text{DD}} \text{ ; C}_{\text{LIM}} = 300 \text{mV} \text{ ;} \\ \text{V}_{\text{CS}} = 0 \text{ to } 400 \text{mV} \text{ step} \end{array} $
V _{OFFSET}	/ _{OFFSET} Comparator offset voltage		-	10	mV	
	ransconductance Opamp					
GB	Gain bandwidth product#	-	1.0	-	MHz	75pF capacitance at COMP pin
A _v	Open loop DC gain	66	-	-	dB	Output Open
V _{CM}	Input common-mode range#	-0.3	-	3.0	V	
V _o	Output voltage range#	0.7	-	6.75	-	V _{DD} = 7.75V
g _m	Transconductance	340	435	530	μΑ/V	
V _{OFFSET}	Input offset voltage	-2.0	-	4.0	mV	
I _{BIAS}	Input bias current#	-	0.5	1.0	nA	
Oscillato	r					
f _{osc1}	Oscillator frequency*	88	100	112	kHz	$R_{T} = 909k\Omega$
f _{OSC2}	Oscillator frequency*	308	350	392	kHz	$R_{T} = 261k\Omega$
D _{MAX}	Maximum duty cycle	-	90	-	%	
OUTSYNC	Sync output current	-	10	20	μA	
INSYNC	Sync input current	0	-	200	μA	V _{SYNC} < 0.1V
	hort Circuit					
T _{OFF}	Propagation time for short circuit detection	-	-	250	ns	I _{REF} = 200mV ; FDBK = 450mV; FAULT goes from high to low
T _{RISE,FAULT}	Fault output rise time	-	-	300	ns	1nF capacitor at FAULT pin
T _{FALL,FAULT}	Fault output fall time	-	-	200	ns	1nF capacitor at FAULT pin
G _{FAULT}	Amplifier gain at I _{REF} pin	1.8	2	2.2		I _{REF} = 200mV
Soft Star	,	1				
I _{CLIM}	Current into C _{LIM} pin when pulled low	-	-	200	μА	FAULT is low; 06.25k resistor between REF and C _{LIM}
Slope Co	mpensation					
SLOPE	Current sourced out of SC pin	0	-	100	μA	
G _{SLOPE}	Internal current mirror ratio	1.8	2	2.2	_	I_{SLOPE} = 50μA; RC _{SENSE} = 1kΩ

² Parameters are not guaranteed to be within specifications if the external V_{DD} voltage is greater than $V_{DD(ext)}$ or if V_{DD} < 7.25V. * Specifications which apply over the full operating ambient temperature range of -40°C < T_A < +85°C. # Guaranteed by design.

Pin Description

Pin#	Pin	Description
1	V _{IN}	This pin is the input of a 250V high voltage regulator.
2	V _{DD}	This is a power supply pin for all internal circuits. It must be bypassed with a low ESR capacitor to GND (at least 0.1uF).
3	GATE	This pin is the output gate driver for an external N-channel power MOSFET.
4	GND	Ground return for all circuits. This pin must be connected to the return path from the input.
5	CS	This pin is used to sense the drain current of the external power FET. It includes a built-in 100ns (min) blanking time.
6	SC	Slope compensation for current sense. A resistor between SC and GND will program the slope compensation. In case of constant off-time mode of operation, slope compensation is unnecessary and the pin can be left open.
7	R _T	This pin sets the frequency or the off-time of the power circuit. A resistor between RT and GND will program the circuit in constant frequency mode. A resistor between RT and GATE will program the circuit in a constant off-time mode.
8	SYNC	This I/O pin may be connected to the SYNC pin of other HV9911 circuits and will cause the oscillators to lock to the highest frequency oscillator.
9	C _{LIM}	This pin provides a programmable input current limit for the converter. The current limit can be set by using a resistor divider from the REF pin. Soft start can also be provided using this pin.
10	REF	This pin provides 2% accurate reference voltage. It must be bypassed with at least a 10nF - 0.22µF capacitor to GND.
11	FAULT	This pin is pulled to ground when there is an output short circuit condition or output over voltage condition. This pin can be used to drive an external MOSFET in the case of boost converters to disconnect the load from the source.
12	OVP	This pin provides the over voltage protection for the converter. When the voltage at this pin exceeds 1.25V, the gate output of the HV9911 is turned off and FAULT goes low. The IC will turn on when the power is recycled.
13	PWMD	When this pin is pulled to GND (or left open), switching of the HV9911 is disabled. When an external TTL high level is applied to it, switching will resume.
14	COMP	Stable Closed loop control can be accomplished by connecting a compensation network between COMP and GND.
15	I _{REF}	The voltage at this pin sets the output current level. The current reference can be set using a resistor divider from the REF pin.
16	FDBK	This pin provides output current feedback to the HV9911 by using a current sense resistor.

Functional Block Diagram



Functional Description

Power Topology

The built in linear regulator of the HV9911 can operate up to 250V at the $\rm V_{IN}$ pin. The linear regulator provides an internally regulated voltage of 7.75V (typ) at $\rm V_{DD}$ if the input voltage is in the range of 9V - 250V. This voltage is used to power the IC and also provide the power to external circuits connected at the $\rm V_{DD}$ and $\rm V_{REF}$ pins. This linear regulator can be turned off by overdriving the $\rm V_{DD}$ pin using an external boostrap circuit at voltages higher than 8.25V (up to 12V).

In practice, the input voltage range of the IC is limited by the current drawn by the IC. Thus, it becomes important to determine the current drawn by the IC to find out the maximum and minimum operating voltages at the $V_{\rm IN}$ pin. The main component of the current drawn by the IC is the current drawn by the switching FET driver at the GATE pin. To estimate this current, we need to know a few parameters of the FET being used in the design and the switching frequency.

Note: The equations given below are approximations and are to be used only for estimation purposes. The actual values will differ somewhat from the computed values.

Consider the case when the external FET is FDS3692 and the switching frequency is $f_{\rm S}$ = 200kHz with an LED string voltage $V_{\rm O}$ = 80V. From the datasheet of the FET, the following parameters can be determined:

$$\begin{split} &C_{_{ISS}} = 746pF \\ &C_{_{GD}} = C_{_{RSS}} = 27pF \\ &C_{_{GS}} = C_{_{ISS}} - C_{_{GD}} = 719pF \\ &V_{_{TH}} = 3V \end{split}$$




Fig. 1. Current Sourced out of GATE at FET turn-on Driver

HV9911

| R_{GATE} | C_{GS} | C

Fig. 2. Equivalent Circuit of the Gate Driver

The typical waveform of the current being sourced out of GATE is shown in Fig. 1. Fig. 2 shows the equivalent circuit of the gate driver and the external FET. The values of $V_{\rm DD}$ and $R_{\rm GATE}$ for the HV9911 are 7.75V and 40 ohms respectively.

When the external FET is being turned on, current is being sourced out of the GATE and that current is being drawn from the input. Thus, the average current drawn from $V_{\rm DD}$ (and thus from $V_{\rm IN}$) needs to be computed. Without going into the details of the FET operation, the various values in the graph of Fig. 1 can be computed as follows.

Parameter	Formula	Value (for given example)
I _{PK}	$\frac{V_{DD}}{R_{GATE}}$	193.75mA
I ₁	$\frac{V_{DD} - V_{TH}}{R_{GATE}}$	118.75mA
t ₁	$-R_{GATE} \cdot C_{ISS} \cdot In \left(\frac{I_1}{I_{PK}} \right)$	14.61ns
t ₂	$\frac{\left(V_{O} - V_{TH}\right) \cdot C_{GD}}{I_{1}} \qquad \text{(for a boost converter)}$ $\frac{\left(V_{IN} - V_{TH} \cdot C_{GD}\right)}{I_{1}} \qquad \text{(for a buck converter)}$	17.5ns
t ₃	2.3 • R _{GATE} • C _{GS}	66ns
l _{avg}	$(I_1 \cdot [t_1 + t_2] + 0.5 \cdot [I_{PK} - I_1] \cdot t_1 + 0.5 \cdot I_1 \cdot t_2) \cdot f_S$	1.66mA

The total current being drawn from the linear regulator for a typical HV9911 circuit can be computed as follows (the val-

ues provided are based on the continuous conduction mode boost design in the application note - AN-H55).

Current	Formula	Typical Value
Quiescent Current	1000μA	1000μΑ
Current sourced out of REF pin	$\frac{V_{REF}}{R_{L1} + R_{L2}} + \frac{V_{REF}}{R_{R1} + R_{R2}}$	100μΑ
Current sourced out of RT pin	$\frac{6V}{R_T}$	13.25µA
Current sourced out of SC pin	$\frac{1}{2} \cdot \frac{2.5V}{R_{SLOPE}}$	30.8μΑ
Current sourced out of CS pin	$\frac{2.5V}{R_{SLOPE}}$	61.6μΑ
Current drawn by FET gate driver	l _{AVG}	1660µA
Total Current drawn from the linear regulator		2.865mA

Note: For a discontinuous mode converter, the currents sourced out of the SC and CS pin will be zero.

Maximum Input Voltage at V_{IN} pin computed using the Power Dissipation Limit

The maximum input voltage that the HV9911 can withstand without damage if the regulator is drawing about 2.8mA will depend on the ambient temperature. If we consider an ambient temperature of 40°C, the power dissipation in the package cannot exceed

$$P_{MAX} = 1000 mW - 10 mW \cdot (40^{\circ}\text{C} - 25^{\circ}\text{C})$$

= 850 mW

The above equation is based on package power dissipation limits as given in the Absolute Maximum Limits section of this datasheet.

To dissipate a maximum power of 850mW in the package, the maximum input voltage cannot exceed

$$V_{inmax} = \frac{P_{max}}{I_{TOTAL}}$$
$$= 296V$$

Since the maximum voltage is far greater than the actual input voltage (24V), power dissipation will not be a problem for this design.

For this design, at 24V input, the increase in the junction temperature of the IC (over the ambient) will be

$$\Delta\Theta = V_{IN} \cdot I_{TOTAL} \cdot \Theta_{JA}$$
$$= 5.640C$$

where Θ_{JA} is the junction to ambient thermal impedance of the 16-pin SOIC package of the HV9911.

Minimum Input Voltage at V_{IN} pin

The minimum input voltage at which the converter will start and stop depends on the minimum voltage drop required for the linear regulator. The internal linear regulator will regulate the voltage at the $V_{\rm DD}$ pin when $V_{\rm IN}$ is between 9 and 250V. However, when $V_{\rm IN}$ is less than 9V, the converter will still function as long as $V_{\rm DD}$ is greater than the under voltage lockout. Thus, the converter might be able to start at input voltages lower than 9V. The start/stop voltages at the $V_{\rm IN}$ pin can be determined using the minimum voltage drop across the linear regulator as a function of the current drawn. This data is shown in Fig. 3 for different junction temperatures.




Fig. 3. Graph of input current vs minimum voltage drop across linear regulator for different junction temperatures

Assume a maximum junction temperature of 85°C (this give a reasonable temperature rise of 45°C at an ambient temperature of 40°C). At 2.86mA input current, the minimum voltage drop from Fig. 3 can be approximately estimated to be $V_{DROP} = 0.75V$. However, before the IC starts switching the current drawn will be the total current minus the gate drive current. In this case, that current is $I_{Q_TOTAL} = 1.2$ mA. At this current level, the voltage drop is approximately $V_{DROP1} = 0.4$ V. Thus, the start/stop V_{IN} voltages can be computed to be:

$$VIN_{START} = UVLO_{MAX} + V_{DROP1}$$

= 7.2V + 0.4V
= 7.60V
 $VIN_{STOP} = UVLO_{MAX} - 0.5V + V_{DROP}$
= 7.2V - 0.5V + 0.75V

= 7.45V

Note: In some cases, if the gate drive draws too much current, VIN_{START} might be less than VIN_{STOP}. In such cases, the control IC will oscillate between ON and OFF if the input voltage is between the start and stop voltages. In these circumstances, it is recommended that the input voltage be kept higher than VIN_{STOP}

Reference

HV9911 includes a 2% accurate, 1.25V reference, which can be used as the reference for the output current as well as to set the switch current limit. This reference is also used internally to set the over voltage protection threshold. The reference is buffered so that it can deliver a maximum of $500\mu A$ external current to drive the external circuitry. The reference should be bypassed with at least a 10nF low ESR capacitor.

Note: In order to avoid abnormal startup conditions, the bypass capacitor at the REF pin should not exceed 0.22µF.

Oscillator

The oscillator can be set in two ways. Connecting the oscillator resistor between the RT and GATE pins will program the off-time. Connecting the resistor between RT and GND will program the time period.

In both cases, resistor $R_{\rm T}$ sets the current, which charges an internal oscillator capacitor. The capacitor voltage ramps up linearly and when the voltage increases beyond the internal set voltage, a comparator triggers the SET input of the internal SR flip-flop. This starts the next switching cycle. The time period of the oscillator can be computed as:

$$T_s \approx R_{\tau} \times 11pF$$

Slope Compensation

For converters operating in the constant frequency mode, slope compensation becomes necessary to ensure stability of the peak current mode controller, if the operating duty cycle is greater than 0.5. Choosing a slope compensation which is one half of the down slope of the inductor current ensures that the converter will be stable for all duty cycles.

Slope compensation can be programmed by two resistors R_{SLOPE} and R_{SC} . Assuming a down slope of DS (A/µs) for the inductor current, the slope compensation resistors can be computed as:

$$R_{slope} = \frac{10 \times R_{SC}}{DS \times 10^6 \times T_s \times R_{\infty}}$$

A typical value for R_{sc} is 499 Ω .

Note: The maximum current that can be sourced out of the SC pin is limited to $100\mu A$. This limits the minimum value of the R_{SLOPE} resistor to $25k\Omega$. If the equation for slope compensation produces a value of R_{SLOPE} less than this value, then R_{SC} would have to be increased accordingly. It is recommended that R_{SLOPE} be chosen in the range of $25k\Omega$ - $50k\Omega$.

Current Sense

The current sense input of the HV9911 includes a built in 100ns (minimum) blanking time to prevent spurious turn off due to the initial current spike when the FET turns on.

The HV9911 includes two high-speed comparators – one is used during normal operation and the other is used to limit the maximum input current during input under voltage or overload conditions.

The IC includes an internal resistor divider network, which steps down the voltage at the COMP pin by a factor of 15. This stepped-down voltage is given to one of the comparators as the current reference. The reference to the other comparator, which acts to limit the maximum inductor current, is given externally.

It is recommended that the sense resistor R_{cs} be chosen so as to provide about 250mV current sense signal.

Current Limit

Current limit has to be set by a resistor divider from the 1.25V reference available on the IC. Assuming a maximum operating inductor current I_{pk} (including the ripple current), the voltage at the C_{LIM} pin can be set as:

$$V_{CLIM} \ge 1.2 \cdot I_{PK} \cdot R_{CS} + \frac{5 \cdot R_{SC}}{R_{SLOPE}} \cdot 0.9$$

Note that this equation assumes a current limit at 120% of the maximum input current. Also, if V_{CLIM} is greater than 450mV, the saturation of the internal opamp will determine the limit on the input current rather than the C_{LIM} pin. In such a case, the sense resistor R_{CS} should be reduced till V_{CLIM} reduces below 450mV.

It is recommended that no capacitor be connected between C_{LIM} and GND. If necessary, the capacitor value must be chosen to be less than 1000pF.

FAULT Protection

The HV9911 has built-in output over-voltage protection and output short circuit protection. Both protection features are latched, which means that the power to the IC must be recycled to reset the IC. The IC also includes a FAULT

pin which goes low during any fault condition. At startup, a monoshot circuit, (triggered by the POR circuit), resets an internal flip-flop which causes $\overline{\text{FAULT}}$ to go high, and remains high during normal operation. This also allows the gate drive to function normally. This pin can be used to drive an external disconnect switch (Q2 in the Typical Boost Application Circuit on pg.1), which will disconnect the load during a fault condition. This disconnect switch is very important in a boost converter, as turning off the switching FET (Q1) during an output short circuit condition will not remove the fault (Q1 is not in the path of the fault current). The disconnect switch will help to disconnect the shorted load from the input.

Over Voltage Protection

Over voltage protection is achieved by connecting the output voltage to the OVP pin through a resistive divider. The voltage at the OVP pin is constantly compared to the internal 1.25V. When the voltage at this pin exceeds 1.25V, the IC is turned off and FAULT goes low.

Output Short Circuit Protection

The output short circuit condition is indicated by FAULT. At startup, a monoshot circuit, (triggered by the POR circuit), resets an internal flip-flop, which causes FAULT to go high, and remains high during normal operation. This also allows the gate drive to function normally.

The steady state current is reflected in the reference voltage connected to the transconductance amplifier. The instantaneous output current is sensed from the FDBK terminal of the amplifier. The short circuit threshold current is internally set to 200% of the steady state current.

During short circuit condition, when the current exce<u>eds the</u> internally set threshold, the SR flip-flop is set and FAULT goes low. At the same time, the gate driver of the power FET is inhibited, providing a latching protection. The system can be reset by cycling the input voltage to the IC.

Note: The short circuit FET should be connected before the current sense resistor as reversing R_s and Q_z will affect the accuracy of the output current (due to the additional voltage drop across Q_z which will be sensed).

Synchronization

The SYNC pin is an input/output (I/O) port to a fault tolerant peer-to-peer and/or master clock synchronization circuit. For synchronization, the SYNC pins of multiple HV9911 based converters can be connected together, and may also be connected to the open drain output of a master clock. When connected in this manner, the oscillators will lock to the device with the highest operating frequency. When synchronizing multiple ICs, it is recommended that the same

timing resistor, corresponding to the switching frequency, be used in all the HV9911 circuits.

In rare occasions, given the length of the connecting lines for the SYNC pins, a resistor between SYNC and GND may be required to damp any ringing due to parasitic capacitances. It is recommended that the resistor chosen be greater than $300k\Omega$.

When synchronized in this manner, a permanent HIGH or LOW condition on the SYNC pin will result in a loss of synchronization, but the HV9911 based converters will continue to operate at their individually set operating frequency. Since loss of synchronization will not result in total system failure, the SYNC pin is considered fault tolerant.

Note: The HV9911 is designed to SYNC up to four ICs at a time without the use of an external buffer. To SYNC more than four ICs, it is recommended that a buffered external clock be used.

Internal 1MHz Transconductance Amplifier

HV9911 includes a built in 1MHz transconductance amplifier, with tri-state output, which can be used to close the feedback loop. The output current sense signal is connected to the FDBK pin and the current reference is connected to the I_{REF} pin.

The output of the opamp is controlled by the signal applied to the PWMD pin. When PWMD is high, the output of the opamp is connected to the COMP pin. When PWMD is low, the output is left open. This enables the integrating capacitor to hold the charge when the PWMD signal has turned off the gate drive. When the IC is enabled, the voltage on the integrating capacitor will force the converter into steady state almost instantaneously.

The output of the opamp is buffered and connected to the current sense comparator using a 15:1 divider. The buffer helps to prevent the integrator capacitor from discharging during the PWM dimming state.

Linear Dimming

Linear dimming can be accomplished by varying the voltage at the $\rm I_{REF}$ pin, as the output current is proportional to the voltage at the $\rm I_{REF}$ pin. This can be done either by using a potentiometer from the REF pin or by applying an external voltage source at the $\rm I_{REF}$ pin.

Note: Due to the offset voltage of the transconductance opamp, pulling the I_{REF} pin very close to GND will cause the internal short circuit comparator to trigger and shut down the IC. This limits the linear dimming range of the IC. However, a 1:10 linear dimming range can be easily obtained. It is

recommended that the PWMD pin be used to get zero output current rather than pull the $I_{\rm RFF}$ pin to GND.

PWM Dimming

PWM dimming can be achieved by driving the PWMD pin with a TTL compatible source. The PWM signal is connected internally to the three different nodes – the transconductance amplifier, the FAULT output, and the GATE output.

When the PWMD signal is high, the GATE and FAULT pins are enabled, and the output of the transconductance opamp is connected to the external compensation network. Thus, the internal amplifier controls the output current. When the PWMD signal goes low, the output of the transconductance amplifier is disconnected from the compensation network. Thus, the integrating capacitor maintains the voltage across it. The GATE is disabled, so the converter stops switching and the FAULT pin goes low, turning off the disconnect switch.

The output capacitor of the converter determines the PWM dimming response of the converter, since it has to get charged and discharged whenever the PWMD signal goes high or low. In the case of a buck converter, since the inductor current is continuous, a very small capacitor is used across the LEDs. This minimizes the effect of the capacitor on the PWM dimming response of the converter. However, in the case of a boost converter, the output current is discontinuous, and a very large output capacitor is required to reduce the ripple in the LED current. Thus, this capacitor will have a significant impact on the PWM dimming response. By turning off the disconnect switch when PWMD goes low, the output capacitor is prevented from being discharged, and thus the PWM dimming response of the boost converter improves dramatically.

Note: Disconnecting the capacitor might cause a sudden spike in the capacitor voltage as the energy in the inductor is dumped into the capacitor. This might trigger the OVP comparator if the OVP point is set too close to the maximum operating voltage. Thus, either the capacitor has to sized slightly larger or the OVP set point has to be increased.

Note: The HV9911 IC might latch-up if the PWMD pin is pulled 0.3V below GND, causing failure of the part. This abnormal condition can happen if there is a long cable between the PWM signal and the PWMD pin of the IC. It is recommended that a $1k\Omega$ resistor be connected between the PWMD pin and the PWM signal input to the HV9911. This resistor, when placed close to the IC, will damp out any ringing that might cause the voltage at the PWMD pin to go below GND.

Avoiding False Shutdowns of the HV9911

The HV9911 has two fault modes which trigger a latched protection mode - an over current (or short circuit) protection, and an over voltage protection.

To prevent false triggering due to the tripping of the over voltage comparator, (due to noise in the GND traces on the PCB), it is recommended that a 1nF - 10nF capacitor be connected between the OVP pin and GND. Although this capacitor will slow down the response of the over voltage protection circuitry somewhat, it will not affect the overall performance of the converter, as the large output capacitance in the boost design will limit the rate of rise of the output voltage.

In some cases, the over current protection may be triggered during PWM dimming, when the $\overline{\text{FAULT}}$ goes high and the disconnect switch is turned on. This triggering of the over current protection is related to the parasitic capacitance of the LED string (shown as a lumped capacitance C_{LED} in Fig. 4).

During normal PWM dimming operation, the HV9911 maintains the voltage across the output capacitor (C_{o}), by turning off the disconnect switch and preserving the charge in the output capacitance when the PWM dimming signal is low. At the same time, the voltage at the drain of the disconnect FET is some non-zero value V_{D} . When the PWM dimming signal goes high, FET Q_{2} is turned ON. This causes the voltage at the drain of the FET (V_{D}) to instantly go to zero. Assuming a constant output voltage V_{O} ,

$$i_{SENSE} = C_{LED} \cdot \frac{d(V_o - V_d)}{dt}$$
$$= -C_{LED} \cdot \frac{dV_d}{dt}$$

In this case, the rate of fall of the drain voltage of the disconnect FET is a large value (since the FET turns on very quickly) and this causes a spike of current through the sense resistor, which could trigger the over current protection (depending on the parasitic capacitance of the LED string).

To prevent this condition, a simple RC low pass filter network can be added as shown in Fig. 5. Typical values are RF = $1k\Omega$ and CF = 470pF. This filter will block the FDBK pin from seeing the turn-on spike and normalize the PWM dimming operation of the HV9911 boost converter. This will have minimal effect on the stability of the loop but will increase the response time to an output short. If the increase in the response time is large, it might damage the output current sense resistor due to exceeding its peak-current rating.

The increase in the short circuit response time can be computed using the various component values of the boost converter. Consider a boost converter with a nominal output current I $_{\rm O}=350{\rm mA},$ an output sense resistor R $_{\rm S}=1.24{\rm W},$ LED string voltage V $_{\rm O}=100{\rm V}$ and an output capacitor C $_{\rm O}=2{\rm mF}.$ The disconnect FET is a TN2510N8 from Supertex which has a saturation current I $_{\rm SAT}=3{\rm A}$ (at V $_{\rm GS}=6{\rm V}$). The increase in the short circuit response time due to the RC filter can then be computed as:

$$\Delta t \approx R_F \cdot C_F \cdot \left| \ln \left(1 - \frac{I_o}{I_{SAT} - I_o} \right) \right|$$

$$= 1k\Omega \cdot 470pF \cdot \left| \ln \left(1 - \frac{0.35A}{3A - 0.35A} \right) \right|$$

$$\approx 66ns$$

This increase is found to be negligible (note that the equation is valid for $\Delta T << RS \cdot C_o$. In this case, $R_s \cdot C_o = 2.48 \mu s$, and the condition holds.

Sizing the Output Sense Resistor

To avoid exceeding the peak-current rating of the output sense resistor during short circuit conditions, the power rating of the resistor has to be chosen properly.

In this case, the maximum power dissipated in the sense resistor is:

$$P_{SC} = I_{SAT}^2 \cdot R_S = 11W$$

From the datasheet for a 1.24W, 1/4W resistor, the maximum power it can dissipate for a single 1ms pulse of current is 11W. Since the total short circuit time is about 350ns (including the 300ns time for turn off), the resistor should be able to handle the current.




Fig. 4. Output of the boost converter showing LED parsed capacitance







Fig. 5. Adding a low-pass filter to prevent palse triggering.

16-Lead SOIC Package Outline (NG)





Side View



End View

Notes:

- 1. All dimensions in millimeters; angles in degrees
- 2. Pin 1 identifier must be located within the indicated area
- 3. Corner shape may differ from drawing

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: http://www.supertex.com.

©2006 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.