

# Section IV. I/O Standards

This section provides information on Cyclone  $^{\!\!\top\!\!\!M}$  II single-ended, voltage referenced, and differential I/O standards.

This section includes the following chapters:

- Chapter 10, Selectable I/O Standards in Cyclone II Devices
- Chapter 11, High-Speed Differential Interfaces in Cyclone II Devices

# **Revision History**

The table below shows the revision history for Chapters 10 and 11.

Chapter(s)	Date / Version	Changes Made	
10	November 2004, v1.1	Updated Table 10-7.	
	June 2004, v1.0	Added document to the Cyclone II Device Handbook.	
11	November 2004, v1.1	<ul> <li>Updated Table 11–1.</li> <li>Updated Figures 11–4, 11–5, 11–7, and 11–8.</li> </ul>	
	June 2004, v1.0	Added document to the Cyclone II Device Handbook.	

Altera Corporation Section IV-1
Preliminary

Section IV–2 Preliminary **Altera Corporation** 



# Chapter 10. Selectable I/O Standards in Cyclone II Devices

CII51010-1.1

# Introduction

The proliferation of I/O standards and the need for improved I/O performance have made it critical that low-cost devices have flexible I/O capabilities. Selectable I/O capabilities such as SSTL-18, SSTL-2, and LVDS compatibility allow Cyclone  $^{\rm IM}$  II devices to connect to other devices on the same printed circuit board (PCB) that may require different operating and I/O voltages. With these aspects of implementation easily manipulated using the Altera Quartus II software, the Cyclone II device family enables system designers to use low cost FPGAs while keeping pace with increasing design complexity.

This chapter is a guide to understanding the input and output capabilities of the Cyclone II devices, including:

- Supported I/O standards
- Cyclone II I/O banks
- Programmable current drive strength
- I/O termination
- Pad placement and DC guidelines



For information on hot socketing, see the *Hot Socketing*, *ESD & Power-On Reset* chapter in Volume 1 of the *Cyclone II Device Handbook*.

# Supported I/O Standards

Cyclone II devices support the I/O standards shown in Table 10–1.



See the *DC Characteristics & Timing Specifications* chapter in Volume 1 of the *Cyclone II Device Handbook*, for more details on the I/O standards discussed in this section, including target data rates and voltage values for each I/O standard.

-

See the *External Memory Interfaces in Cyclone II Devices* chapter in Volume 1 of the *Cyclone II Device Handbook* for information on the I/O standards supported for external memory applications.

Table 10–1. Cyclone II Supp	orted I/O Standa	ards & Co	onstraint	s (Par	t 1 of 2)			
I/O Standard	Tuno	V <sub>ccia</sub> Level		Top & Bottom I/O Pins		Side I/O Pins		
i, o otaliaala	Туре	Input	Output	CLK, DQS	User I/O Pins	CLK, DQS	PLL_OUT	User I/O Pins
3.3-V LVTTL and LVCMOS	Single ended	3.3 V/ 2.5 V	3.3 V	<b>✓</b>	~	✓	✓	✓
2.5-V LVTTL and LVCMOS	Single ended	3.3 V/ 2.5 V	2.5 V	~	~	~	~	✓
1.8-V LVTTL and LVCMOS	Single ended	1.8 V/ 1.5 V	1.8 V	~	~	~	~	✓
1.5-V LVCMOS	Single ended	1.8 V/ 1.5 V	1.5 V	~	~	~	✓	✓
SSTL-2 class I	Voltage referenced	2.5 V	2.5 V	~	~	~	✓	✓
SSTL-2 class II	Voltage referenced	2.5 V	2.5 V	~	~	~	<b>✓</b>	✓
SSTL-18 class I	Voltage referenced	1.8 V	1.8 V	~	~	~	~	✓
SSTL-18 class II	Voltage referenced	1.8 V	1.8 V	~	~	(1)	(1)	(1)
HSTL-18 class I	Voltage referenced	1.8 V	1.8 V	~	~	~	~	✓
HSTL-18 class II	Voltage referenced	1.8 V	1.8 V	~	~	(1)	(1)	(1)
HSTL-15 class I	Voltage referenced	1.5 V	1.5 V	<b>✓</b>	~	<b>✓</b>	~	✓
HSTL-15 class II	Voltage referenced	1.5 V	1.5 V	~	~	(1)	(1)	(1)
PCI and PCI-X (2)	Single ended	3.3 V	3.3 V			<b>✓</b>	✓	✓
Differential SSTL-2 class I or	Pseudo	(4)	2.5 V				<b>✓</b>	
class II	differential (3)	2.5 V	(4)	<b>√</b> (5)		<b>√</b> (5)		
Differential SSTL-18 class I	Pseudo	(4)	1.8 V				<b>√</b> (6)	
or class II	differential (3)	1.8 V	(4)	<b>√</b> (5)		<b>√</b> (5)		

I/O Standard	Tune	V <sub>CCIG</sub> Level		Top & Bottom I/O Pins		Side I/O Pins		
I/O Standard	Туре	Input	Output	CLK, DQS	User I/O Pins	CLK, DQS	PLL_OUT	User I/O Pins
Differential HSTL-15 class I	Pseudo	(4)	1.5 V				<b>√</b> (6)	
r class II	differential (3)	1.5 V	(4)	<b>\</b> (5)		<b>√</b> (5)		
Differential HSTL-18 class I	Pseudo	(4)	1.8 V				<b>√</b> (6)	
or class II	differential (3)	1.8 V	(4)	<b>\</b> (5)		<b>✓</b> (5)		
LVDS	Differential	2.5 V	2.5 V	<b>\</b>	~	<b>✓</b>	<b>✓</b>	✓
RSDS and mini-LVDS (7)	Differential	(4)	2.5 V		~		<b>✓</b>	✓
LVPECL (8)	Differential	3.3 V/ 2.5 V/ 1.8 V/ 1.5 V	(4)	<b>\</b>		~		

#### Notes to Table 10–1:

- (1) These pins support SSTL-18 class II and 1.8- and 1.5-V HSTL class II inputs.
- (2) PCI-X does not meet the IV curve requirement at the linear region. PCI-clamp diode is not available on top and bottom I/O pins.
- (3) Pseudo-differential HSTL and SSTL outputs use two single-ended outputs with the second output programmed as inverted. Pseudo-differential HSTL and SSTL inputs treat differential inputs as two single-ended HSTL and SSTL inputs and only decode one of them.
- (4) This I/O standard is not supported on these I/O pins.
- (5) This I/O standard is only supported on the dedicated clock pins.
- (6) PLL\_OUT does not support differential SSTL-18 class II and differential 1.8 and 1.5-V HSTL class II.
- (7) mini-LVDS and RSDS are only supported on output pins.
- (8) LVPECL is only supported on clock inputs.

# 3.3-V LVTTL (EIA/JEDEC Standard JESD8-B)

The 3.3-V LVTTL I/O standard is a general-purpose, single-ended standard used for 3.3-V applications. The LVTTL standard defines the DC interface parameters for digital circuits operating from a 3.0-/3.3-V power supply and driving or being driven by LVTTL-compatible devices.

The LVTTL input standard specifies a wider input voltage range of  $-0.3~V \le V_I \le 3.9~V$ . Altera recommends an input voltage range of  $-0.5~V \le V_I \le 4.1~V$ .

### 3.3-V LVCMOS (EIA/JEDEC Standard JESD8-B)

The 3.3-V LVCMOS I/O standard is a general-purpose, single-ended standard used for 3.3-V applications. The LVCMOS standard defines the DC interface parameters for digital circuits operating from a 3.0- or 3.3-V power supply and driving or being driven by LVCMOS-compatible devices.

The LVCMOS standard specifies the same input voltage requirements as LVTTL ( $-0.3~V \le V_1 \le 3.9~V$ ). The output buffer drives to the rail to meet the minimum high-level output voltage requirements. The 3.3-V I/O standard does not require input reference voltages or board terminations. Cyclone II devices support both input and output levels specified by the 3.3-V LVCMOS I/O standard.

# 3.3-V (PCI Special Interest Group [SIG] PCI Local Bus Specification Revision 3.0)

The PCI local bus specification is used for applications that interface to the PCI local bus, which provides a processor-independent data path between highly integrated peripheral controller components, peripheral add-in boards, and processor/memory systems. The conventional PCI specification revision 3.0 defines the PCI hardware environment including the protocol, electrical, mechanical, and configuration specifications for the PCI devices and expansion boards. This standard requires a 3.3-V  $\rm V_{\rm CCIO}$ . The 3.3-V PCI standard does not require input reference voltages or board terminations.

The side (left and right) I/O banks on all Cyclone II devices are fully compliant with the 3.3V PCI Local Bus Specification Revision 3.0 and meet 32-bit/66 MHz operating frequency and timing requirements.

Table 10-2 lists the specific Cyclone II devices that support 64- and 32-bit PCI at 66~MHz.

Table 10-2. Cyclo	Table 10–2. Cyclone II 66-MHz PCI Support (Part 1 of 2)					
Davisa	Deskana	-6 & -7 Speed Grades				
Device	Package	64 Bits	32 Bits			
EP2C5	144-pin TQFP					
	208-pin PQFP		✓			
EP2C8	144-pin TQFP					
	208-pin PQFP		✓			
	256-pin FineLine BGA®		✓			

Device	Package -	-6 & -7 Speed Grades			
Device	rackaye	64 Bits	32 Bits		
EP2C20	256-pin FineLine BGA		✓		
	484-pin FineLine BGA	✓	✓		
EP2C35	484-pin FineLine BGA	✓	✓		
	672-pin FineLine BGA	✓	✓		
EP2C50	484-pin FineLine BGA	✓	✓		
	672-pin FineLine BGA	✓	✓		
EP2C70	672-pin FineLine BGA	✓	✓		
	896-pin FineLine BGA	<b>✓</b>	✓		

Table 10–3 lists the specific Cyclone II devices that support 64-bit and 32-bit PCI at 33 MHz.

Table 10–3. Cyclone II 33-MHz PCI Support					
Doving	Poekogo	-6, -7 & -8 Speed Grade			
Device	Package -	64 Bits	32 Bits		
EP2C5	144-pin TQFP				
	208-pin PQFP		✓		
EP2C8	144-pin TQFP				
	208-pin PQFP		✓		
	256-pin FineLine BGA		✓		
EP2C20	256-pin FineLine BGA		✓		
	484-pin FineLine BGA	✓	✓		
EP2C35	484-pin FineLine BGA	✓	✓		
	672-pin FineLine BGA	✓	✓		
EP2C50	484-pin FineLine BGA	✓	✓		
	672-pin FineLine BGA	✓	✓		
EP2C70	672-pin FineLine BGA	✓	✓		
	896-pin FineLine BGA	✓	✓		

# 3.3-V PCI-X

The 3.3-V PCI-X I/O standard is formulated under PCI-X Local Bus Specification Revision 1.0 developed by the PCI SIG.

The PCI-X 1.0 standard is used for applications that interface to the PCI local bus. The standard enables the design of systems and devices that operate at clock speeds up to 133 MHz, or 1 gigabit per second (Gbps) for a 64-bit bus. The PCI-X 1.0 protocol enhancements enable devices to operate much more efficiently, providing more usable bandwidth at any clock frequency. By using the PCI-X 1.0 standard, devices can be designed to meet PCI-X 1.0 requirements and operate as conventional 33- and 66-MHz PCI devices when installed in those systems. This standard requires 3.3-V V<sub>CCIO</sub>. Cyclone II devices are fully compliant with the 3.3-V PCI-X Specification Revision 1.0a and meet the 133 MHz operating frequency and timing requirements. The 3.3-V PCI-X standard does not require input reference voltages or board terminations. Cyclone II devices support both input and output levels operation for horizontal I/O banks.

# 2.5-V LVTTL Normal & Wide Voltage Ranges (EIA/JEDEC Standard EIA/JESD8-5)

The 2.5-V I/O standard is used for 2.5-V LVTTL applications. This standard defines the DC interface parameters for high-speed, low-voltage, non-terminated digital circuits driving or being driven by other 2.5-V devices. The input and output voltage requirements are:

- The 2.5-V normal and wide range input standards specify an input voltage range of  $-0.3 \text{ V} \le V_1 \le 3.0 \text{ V}$ .
- The normal range minimum high-level output voltage requirement (V<sub>OH</sub>) is 2.1 V.
- The wide range minimum  $V_{OH}$  is  $V_{CCIC} 0.2 \text{ V}$ .

The 2.5-V standard does not require input reference voltages or board terminations. Cyclone II devices support input and output levels for both 2.5-V LVTTL ranges.

# 2.5-V LVCMOS Normal & Wide Voltage Ranges (EIA/JEDEC Standard EIA/JESD8-5)

The 2.5-V I/O standard is used for 2.5-V LVCMOS applications. This standard defines the DC interface parameters for high-speed, low-voltage, non-terminated digital circuits driving or being driven by other 2.5-V parts. The input and output voltage ranges are:

- The 2.5-V normal and wide range input standards specify an input voltage range of  $-0.3 \text{ V} \le \text{V}_1 \le 3.0 \text{ V}$ .
- The normal range minimum  $V_{OH}$  requirement is 2.1 V.
- The wide range minimum  $V_{OH}$  requirement is  $V_{CCIC} 0.2 \text{ V}$ .

The 2.5-V standard does not require input reference voltages or board terminations. Cyclone II devices support input and output levels for both 2.5-V LVCMOS ranges.

# SSTL-2 Class I & II (EIA/JEDEC Standard JESD8-9A)

The SSTL-2 I/O standard is a 2.5-V memory bus standard used for applications such as high-speed double data rate (DDR) SDRAM interfaces. This standard defines the input and output specifications for devices that operate in the SSTL-2 logic switching range of 0.0 to 2.5 V. This standard improves operations in conditions where a bus must be isolated from large stubs. The SSTL-2 standard specifies an input voltage range of  $-0.3~V \leq V_{\rm I} \leq V_{\rm CCIO} + 0.3~V$ . SSTL-2 requires a  $V_{\rm REF}$  value of 1.25 V and a  $V_{\rm TT}$  value of 1.25 V connected to the termination resistors (see Figures 10–1 and 10–2).

Figure 10-1. SSTL-2 Class I Termination





Figure 10-2. SSTL-2 Class II Termination




Cyclone II devices support both input and output SSTL-2 class I and II levels.


# Pseudo-Differential SSTL-2

The differential SSTL-2 I/O standard (EIA/JEDEC standard JESD8-9A) is a 2.5-V standard used for applications such as high-speed DDR SDRAM clock interfaces. This standard supports differential signals in systems using the SSTL-2 standard and supplements the SSTL-2 standard for differential clocks. The differential SSTL-2 standard specifies an input voltage range of –  $0.3~V \leq V_L \leq V_{\rm CCIO} + 0.3~V$ . The differential SSTL-2 standard does not require an input reference voltage. See Figures 10–3 and 10–4 for details on differential SSTL-2 terminations.

Cyclone II devices do not support true differential SSTL-2 standards. Cyclone II devices support pseudo-differential SSTL-2 outputs for PLL\_OUT pins and pseudo-differential SSTL-2 inputs for clock pins. Pseudo-differential inputs require an input reference voltage as opposed to the true differential inputs. See Table 10–1 on page 10–2 for information about pseudo-differential SSTL.

Figure 10-3. SSTL-2 Class | Differential Termination





# 1.8-V LVTTL Normal & Wide Voltage Ranges (EIA/JEDEC Standard EIA/JESD8-7)

The 1.8-V I/O standard is used for 1.8-V LVTTL applications. This standard defines the DC interface parameters for high-speed, low-voltage, non-terminated digital circuits driving or being driven by other 1.8-V parts. The input and output voltage ranges are:

- The 1.8-V normal and wide range input standards specify an input voltage range of  $-0.3 \text{ V} \times \text{V}_1 \leq 2.25 \text{ V}$ .
- The normal range minimum  $V_{OH}$  requirement is  $V_{CCIC} 0.45 \text{ V}$ .
- The wide range minimum  $V_{OH}$  requirement is  $V_{CCIO} 0.2 \text{ V}$ .

The 1.8-V standard does not require input reference voltages or board terminations. Cyclone II devices support input and output levels for both normal and wide 1.8-V LVTTL ranges.

# 1.8-V LVCMOS Normal & Wide Voltage Ranges (EIA/JEDEC Standard EIA/JESD8-7)

The 1.8-V I/O standard is used for 1.8-V LVCMOS applications. This standard defines the DC interface parameters for high-speed, low-voltage, non-terminated digital circuits driving or being driven by other 1.8-V parts. The input and output voltage ranges are:

- The 1.8-V normal and wide range input standards specify an input voltage range of  $-0.3 \text{ V} \le \text{V}_1 \le 2.25 \text{ V}$ .
- $\blacksquare$  The normal range minimum  $V_{OH}$  requirement is  $V_{CCIC}$  – 0.45~V.
- The wide range minimum  $V_{OH}$  requirement is  $V_{CCIC} 0.2 \text{ V}$ .

The 1.8-V standard does not require input reference voltages or board terminations. Cyclone II devices support input and output levels for both normal and wide 1.8-V LVCMOS ranges.

# SSTL-18 Class I & II

The 1.8-V SSTL-18 standard is formulated under JEDEC Standard, JESD815: Stub Series Terminated Logic for 1.8V (SSTL-18).

The SSTL-18 I/O standard is a 1.8-V memory bus standard used for applications such as high-speed DDR2 SDRAM interfaces. This standard is similar to SSTL-2 and defines input and output specifications for devices that are designed to operate in the SSTL-18 logic switching range 0.0 to 1.8 V. SSTL-18 requires a 0.9-V  $\rm V_{RH}$  and a 0.9-V  $\rm V_{TL}$ , with the termination resistors connected to both. There are no class definitions for the SSTL-18 standard in the JEDEC specification. The specification of this I/O standard is based on an environment that consists of both series and parallel terminating resistors. Altera provides solutions to two derived applications in JEDEC specification and names them class I and class II to be consistent with other SSTL standards. Figures 10–5 and 10–6 show SSTL-18 class I and II termination, respectively. Cyclone II devices support both input and output levels.

Figure 10-5. 1.8-V SSTL Class I Termination





Figure 10-6. 1.8-V SSTL Class II Termination



# 1.8-V HSTL Class I & II

The HSTL standard is a technology independent I/O standard developed by JEDEC to provide voltage scalability. It is used for applications designed to operate in the 0.0- to 1.8-V HSTL logic switching range such as quad data rate (QDR) memory clock interfaces.

Although JEDEC specifies a maximum  $V_{\rm CCIO}$  value of 1.6 V, there are various memory chip vendors with HSTL standards that require a  $V_{\rm CCIO}$  of 1.8 V. Cyclone II devices support interfaces with  $V_{\rm CCIO}$  of 1.8 V for HSTL. Figures 10–7 and 10–8 show the nominal  $V_{\rm REF}$  and  $V_{\rm TT}$  required to track the higher value of  $V_{\rm CCIO}$ . The value of  $V_{\rm REF}$  is selected to provide optimum noise margin in the system. Cyclone II devices support both input and output levels of operation.

Figure 10-7. 1.8-V HSTL Class | Termination





Figure 10-8. 1.8-V HSTL Class II Termination



# Pseudo-Differential SSTL-18 Class I & Differential SSTL-18 Class II

The 1.8-V differential SSTL-18 standard is formulated under JEDEC Standard, JESD8-15: Stub Series Terminated Logic for 1.8V (SSTL-18).

The differential SSTL-18 I/O standard is a 1.8-V standard used for applications such as high-speed DDR2 SDRAM interfaces. This standard supports differential signals in systems using the SSTL-18 standard and supplements the SSTL-18 standard for differential clocks. See Figures 10–9 and 10–10 for details on differential SSTL-18 termination.

Cyclone II devices do not support true differential SSTL-18 standards. Cyclone II devices support pseudo-differential SSTL-18 outputs for PLL\_OUT pins and pseudo-differential SSTL-18 inputs for clock pins. Pseudo-differential inputs require an input reference voltage as opposed to the true differential inputs. See Table 10–1 on page 10–2 for information about pseudo-differential SSTL.

Figure 10-9. Differential SSTL-18 Class I Termination





Figure 10-10. Differential SSTL-18 Class II Termination



# 1.8-V Pseudo-Differential HSTL Class I & II

The 1.8-V differential HSTL specification is the same as the 1.8-V single-ended HSTL specification. It is used for applications designed to operate in the 0.0 to 1.8-V HSTL logic switching range such as QDR memory clock interfaces. Cyclone II devices support both input and output levels. See Figures 10–11 and 10–12 for details on 1.8-V differential HSTL termination.

Cyclone II devices do not support true 1.8-V differential HSTL standards. Cyclone II devices support pseudo-differential HSTL outputs for PLL\_OUT pins and pseudo-differential HSTL inputs for clock pins. Pseudo-differential inputs require an input reference voltage as opposed to the true differential inputs. See Table 10–1 on page 10–2 for information about pseudo-differential HSTL.

Figure 10-11. 1.8-V Differential HSTL Class I Termination





Figure 10-12. 1.8-V Differential HSTL Class II Termination



# 1.5-V LVCMOS Normal & Wide Voltage Ranges (EIA/JEDEC Standard JESD8-11)

The 1.5-V I/O standard is used for 1.5-V applications. This standard defines the DC interface parameters for high-speed, low-voltage, non-terminated digital circuits driving or being driven by other 1.5-V devices. The input and output voltage ranges are:

- The 1.5-V normal and wide range input standards specify an input voltage range of  $-0.3 \text{ V} \le \text{V}_1 \le 1.9 \text{ V}$ .
- The normal range minimum  $V_{OH}$  requirement is 1.05 V.
- The wide range minimum  $V_{OH}$  requirement is  $V_{CCIC} 0.2 \text{ V}$ .

The 1.5-V standard does not require input reference voltages or board terminations. Cyclone II devices support input and output levels for both normal and wide 1.5-V LVCMOS ranges.

### 1.5-V HSTL Class I & II

The 1.5-V HSTL standard is formulated under EIA/JEDEC Standard, EIA/JESD8-6: A 1.5V Output Buffer Supply Voltage Based Interface Standard for Digital Integrated Circuits.

The 1.5-V HSTL I/O standard is used for applications designed to operate

in the 0.0- to 1.5-V HSTL logic nominal switching range. This standard defines single-ended input and output specifications for all HSTL-compliant digital integrated circuits. The 1.5-V HSTL I/O standard in Cyclone II devices is compatible with the 1.8-V HSTL I/O standard in APEXTM 20KE, APEX 20KC, Stratix® II, Stratix GX, Stratix, and in Cyclone II devices themselves because the input and output voltage thresholds are compatible. See Figures 10–13 and 10–14. Cyclone II devices support both input and output levels with  $V_{\rm RHF}$  and  $V_{\rm TL}$ 

Figure 10-13. 1.5-V HSTL Class I Termination





Figure 10-14. 1.5-V HSTL Class II Termination



### 1.5-V Pseudo-Differential HSTL Class I & II

The 1.5-V differential HSTL standard is formulated under EIA/JEDEC Standard, EIA/JESD8-6: A 1.5V Output Buffer Supply Voltage Based Interface Standard for Digital Integrated Circuits.

The 1.5-V differential HSTL specification is the same as the 1.5-V single-ended HSTL specification. It is used for applications designed to operate in the 0.0- to 1.5-V HSTL logic switching range, such as QDR memory clock interfaces. Cyclone II devices support both input and output levels. See Figures 10–15 and 10–16 for details on the 1.5-V differential HSTL termination.

Cyclone II devices do not support true 1.5-V differential HSTL standards. Cyclone II devices support pseudo-differential HSTL outputs for PLL\_OUT pins and pseudo-differential HSTL inputs for clock pins. Pseudo-differential inputs require an input reference voltage as opposed to the true differential inputs. See Table 10–1 on page 10–2 for information about pseudo-differential HSTL.

Figure 10-15. 1.5-V Differential HSTL Class I Termination





Figure 10-16. 1.5-V Differential HSTL Class II Termination



# LVDS, RSDS & mini-LVDS

The LVDS standard is formulated under ANSI/TIA/EIA Standard, ANSI/TIA/EIA-644: Electrical Characteristics of Low Voltage Differential Signaling Interface Circuits.

The LVDS I/O standard is a differential high-speed, low-voltage swing, low-power, general-purpose I/O interface standard. This standard is used in applications requiring high-bandwidth data transfer, backplane drivers, and clock distribution. The ANSI/TIA/EIA-644 standard specifies LVDS transmitters and receivers must be capable of operating at maximum data signaling rates of 655 megabits per second (Mbps). However, devices can operate at slower speeds if needed. Cyclone II devices are capable of running at a maximum data rate of 805 Mbps for input and 622 Mbps for output and still meet the ANSI/TIA/EIA-644 standard, with the following exceptions:

- The maximum differential output voltage (V<sub>OD</sub>) is increased to 600 mV.
- The input voltage range is from 0 to 1.85 V for data rates less than 700 Mbps.
- The input voltage range is reduced to 1.0 to 1.6 V for data rates above 700 Mbps.

Because of the low voltage swing of the LVDS I/O standard, the electromagnetic interference (EMI) effects are much smaller than complementary metal-oxide semiconductor (CMOS), transistor-to-transistor logic (TTL), and positive (or pseudo) emitter coupled logic (PECL). This low EMI makes LVDS ideal for applications with low EMI requirements or noise immunity requirements. The LVDS standard does not require an input reference voltage. However, it does require a

termination resistor of 90 to 110  $\Omega$  between the two signals at the input buffer. Cyclone II devices support true differential LVDS inputs and outputs.



LVDS outputs on Cyclone II need external resistor network to work properly. See the *High Speed Differential Interfaces in Cyclone II Devices* chapter in Volume 1 of the *Cyclone II Device Handbook* for more information.

For reduced swing differential signaling (RSDS),  $V_{OD}$  ranges from 100 to 600 mV. For mini-LVDS,  $V_{OD}$  ranges from 300 to 600 mV. The differential termination resistor value ranges from 95 to 105  $\Omega$  for both RSDS and mini-LVDS. Cyclone II devices support RSDS/mini-LVDS outputs only.

### Differential LVPECL

The low voltage positive (or pseudo) emitter coupled logic (LVPECL) standard is a differential interface standard requiring a 3.3-V  $V_{\rm CCIO}$ . The standard is used in applications involving video graphics, telecommunications, data communications, and clock distribution. The high-speed, low-voltage swing LVPECL I/O standard uses a positive power supply and is similar to LVDS. However, LVPECL has a larger differential output voltage swing th an LVDS. The LVPECL standard does not require an input reference voltage, but it does require an external  $100\text{-}\Omega$  termination resistor between the two signals at the input buffer. Figures 10-17 and 10-18 show two alternate termination schemes for LVPECL LVPECL input standard is supported at the clock input pins on Cyclone II devices. LVPECL output standard is not supported.

Figure 10-17. LVPECL DC Coupled Termination





Figure 10-18. LVPECL AC Coupled Termination




# Cyclone II I/O Banks

The I/O pins on Cyclone II devices are grouped together into I/O banks, and each bank has a separate power bus. This permits designers to select the preferred I/O standard for a given bank enabling tremendous flexibility in the Cyclone II device's I/O support.

EP2C5 and EP2C8 devices support four I/O banks. EP2C20, EP2C35, EP2C50, and EP2C70 devices support eight I/O banks. Each device I/O pin is associated with one of these specific, numbered I/O banks (see Figures 10–19 and 10–20). To accommodate voltage-referenced I/O standards, each Cyclone II I/O bank has separate  $V_{\rm REF}$  bus. Each bank in EP2C5, EP2C8, EP2C20, EP2C35, and EP2C50 devices supports two VREF pins and each bank in EP2C70 devices supports four VREF pins. In the event these pins are not used as VREF pins, they may be used as regular I/O pins. However, they are expected to have slightly higher pin capacitance than other user I/O pins when used with regular user I/O pins.

Figure 10–19. EP2C5 & EP2C8 Device I/O Banks Notes (1), (2)

Regular I/O Bank



Regular I/O Bank

### Notes to Figure 10–19:

- This is a top view of the silicon die.
   This is a graphic representation only. See the pin list and the Quartus II software for exact pin locations.




Figure 10-20. EP2C20, EP2C35, EP2C50 & EP2C70 Device I/O Banks Notes (1), (2)

- Notes to Figure 10–20:
  (1) This is a top view of the silicon die.
  (2) This is a graphic representation only. See the pin list and the Quartus II software for exact pin locations.

Additionally, each Cyclone II I/O bank has its own VCCIO pins. Any single I/O bank can only support one  $V_{\rm CCIO}$  setting from among 1.5, 1.8, 2.5 or 3.3 V. Although there can only be one  $V_{\rm CCIO}$  voltage per I/O bank, Cyclone II devices permit additional input signaling capabilities, as shown in Table 10–4.

Table 10-4. Acc	Table 10–4. Acceptable Input Levels for LVTTL & LVCMOS						
Dank V (V)	Acceptable Input Levels (V)						
Bank V <sub>CCIO</sub> (V)	3.3	2.5	1.8	1.5			
3.3	✓	<b>√</b> (1)					
2.5	✓	<b>✓</b>					
1.8	<b>√</b> (2)	✓ (2)	✓	<b>√</b> (1)			
1.5	<b>√</b> (2)	<b>√</b> (2)	✓	✓			

#### Notes to Table 10-4:

- (1) Because the input level will not drive to the rail, the input buffer does not completely shut off, and the I/O current will be slightly higher than the default value.
- (2) These input values overdrive the input buffer, so the pin leakage current will be slightly higher than the default value.

Any number of supported single-ended or differential standards can be simultaneously supported in a single I/O bank as long as they use compatible  $V_{\rm CCIO}$  levels for input and output pins. For example, an I/O bank with a 2.5-V  $V_{\rm CCIO}$  setting can support 2.5-V LVTTL inputs and outputs, 2.5-V LVDS-compatible inputs and outputs, and 3.3-V LVCMOS inputs only.

Voltage-referenced standards can be supported in an I/O bank using any number of single-ended or differential standards as long as they use the same  $V_{\rm REF}$  and a compatible  $V_{\rm CCIO}$  value. For example, if you choose to implement both SSTL-2 and SSTL-18 in your Cyclone II device, I/O pins using these standards—because they require different  $V_{\rm REF}$  values—must be in different banks from each other. However, the same I/O bank can support SSTL-2 and 2.5-V LVCMOS with the  $V_{\rm CCIO}$  set to 2.5 V and the  $V_{\rm REF}$  set to 1.25 V.



See "Pad Placement & DC Guidelines" on page 10–26 for more information.

Table 10-5 shows I/O standards supported when a pin is used as a regular I/O pin in the I/O banks of Cyclone II devices.

Altera Corporation November 2004 **Preliminary** 

10-21

I/O Standard	I/O Banks for EP2C20, EP2C35, EP2C50 & EP2C70 Devices								I/O Banks for EP2C5 & EP2C8 Devices			
,, o o a a a a a a a a a a a a a a a a a	1	2	3	4	5	6	7	8	1	2	3	4
LVTTL	<b>✓</b>	✓	✓	✓	<b>✓</b>	✓	<b>✓</b>	✓	✓	✓	✓	✓
LVCMOS	<b>✓</b>	<b>✓</b>	<b>✓</b>	✓	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>
2.5 V	<b>✓</b>	<b>✓</b>	<b>✓</b>	✓	<b>✓</b>	✓	<b>✓</b>	✓	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>√</b>
1.8 V	<b>✓</b>	✓	✓	✓	<b>✓</b>	✓	<b>✓</b>	✓	✓	✓	✓	~
1.5 V	<b>✓</b>	<b>✓</b>	<b>✓</b>	~	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	~
3.3-V PCI	<b>✓</b>	✓			<b>✓</b>	✓			✓		✓	
3.3-V PCI-X	<b>✓</b>	✓			<b>✓</b>	✓			<b>✓</b>		<b>✓</b>	
SSTL-2 class l	<b>✓</b>	✓	<b>✓</b>	<b>✓</b>	✓	✓	✓	<b>✓</b>	<b>✓</b>	<b>✓</b>	✓	~
SSTL-2 class II	<b>✓</b>	✓	<b>✓</b>	<b>✓</b>	<b>✓</b>	✓	<b>√</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	✓	~
SSTL-18 class I	~	✓	<b>✓</b>	~	<b>✓</b>	<b>✓</b>	✓	<b>✓</b>	<b>✓</b>	<b>✓</b>	✓	~
SSTL-18 class II	(1)	(1)	<b>✓</b>	<b>✓</b>	(1)	(1)	<b>✓</b>	✓	(1)	<b>✓</b>	(1)	<b>✓</b>
1.8-V HSTL class I	<b>✓</b>	✓	<b>✓</b>	✓	<b>✓</b>	✓	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	✓	~
1.8-V HSTL class II	(1)	(1)	✓	<b>✓</b>	(1)	(1)	<b>✓</b>	✓	(1)	<b>✓</b>	(1)	<b>✓</b>
1.5-V HSTL class I	<b>✓</b>	✓	<b>✓</b>	<b>✓</b>	✓	✓	✓	<b>✓</b>	<b>✓</b>	<b>✓</b>	✓	~
1.5-V HSTL class II	(1)	(1)	<b>✓</b>	✓	(1)	(1)	<b>✓</b>	<b>✓</b>	(1)	<b>✓</b>	(1)	~
Pseudo-differential SSTL-2	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)
Pseudo-differential SSTL-18	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)
1.8-V pseudo- differential HSTL	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)
1.5-V pseudo- differential HSTL	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)	(2)
LVDS	✓	✓	<b>✓</b>	✓	<b>✓</b>	✓	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>
RSDS and mini-LVDS	(3)	(3)	(3)	(3)	(3)	(3)	(3)	(3)	(3)	(3)	(3)	(3)
Differential LVPECL	(4)	(4)	(4)	(4)	(4)	(4)	(4)	(4)	(4)	(4)	(4)	(4)

### Notes to Table 10-5:

- These I/O banks support SSTL-18 class II and 1.8- and 1.5-V HSTL class II inputs.
   Pseudo-differential I/O standards are only supported for clock inputs and dedicated PLL\_OUT outputs. See Table 10-1 for more information.
- $(3) \quad \text{This I/O standard is only supported for outputs.}$
- (4) This I/O standard is only supported for the clock inputs.

# Programmable Current Drive Strength

The Cyclone II device I/O standards support various output current drive settings as shown in Table 10–6. These programmable drive-strength settings are a valuable tool in helping decrease the effects of simultaneously switching outputs (SSO) in conjunction with reducing system noise. The supported settings ensure that the device driver meets the specifications for  $I_{OH}$  and  $I_{OL}$  of the corresponding I/O standard.

	Table 10–6. Programmable Drive Strength (Part 1 of 2)				
I/O Standard	I <sub>OH</sub> /I <sub>OL</sub> Current Strengtl	h Setting (mA)			
i/O Standard	Top & Bottom I/O Pins	Side I/O Pins			
LVTTL (3.3 V)	4	4			
	8	8			
	12	12			
	16	16			
	20	20			
	24	24			
LVCMOS (3.3 V)	4	4			
	8	8			
	12	12			
	16				
	20				
	24				
LVTTL and LVCMOS (2.5 V)	4	4			
	8	8			
	12				
	16				
LVTTL and LVCMOS (1.8 V)	2	2			
	4	4			
	6	6			
	8	8			
	10	10			
	12	12			
LVCMOS (1.5 V)	2	2			
	4	4			
	6	6			
	8				

I/O Standard	I <sub>OH</sub> /I <sub>OL</sub> Current Strengt	n Setting (mA)	
I/U Standard	Top & Bottom I/O Pins	Side I/O Pins	
SSTL-2 class	8	8	
	12	12	
SSTL-2 class II	16	16	
	20		
	24		
SSTL-18 class I	4	4	
	6	6	
	8	8	
	10	10	
	12		
SSTL-18 class II	8	N/A	
	16		
	18		
HSTL-18 class I	4	4	
	6	6	
	8	8	
	10	10	
	12	12	
HSTL-18 class II	16	N/A	
	18		
	20		
HSTL-15 class I	4	4	
	6	6	
	8	8	
	10		
	12		
HSTL-15 class II	16	N/A	

These drive-strength settings are programmable on a per-pin basis using the Quartus  $\rm II$  software.

# I/O Termination

The majority of the Cyclone II I/O standards are single-ended, non-voltage-referenced I/O standards and, as such, the following I/O standards do not specify a recommended termination scheme:

- 3.3-V LVTTL and LVCMOS
- 2.5-V LVTTL and LVCMOS
- 1.8-V LVTTL and LVCMOS
- 1.5-V LVCMOS
- 3.3-V PCI and PCI-X

# Voltage-Referenced I/O Standard Termination

Voltage-referenced I/O standards require both an input reference voltage,  $V_{\rm REF}$  and a termination voltage,  $V_{\rm TF}$ . The reference voltage of the receiving device tracks the termination voltage of the transmitting device.



For more information on termination for voltage-referenced I/O standards, see "Supported I/O Standards" on page 10–1.

### Differential I/O Standard Termination

Differential I/O standards typically require a termination resistor between the two signals at the receiver. The termination resistor must match the differential load impedance of the bus.

Cyclone II devices support differential I/O standards LVDS, RSDS, and mini-LVDS, and differential LVPECL.



For more information on termination for differential I/O standards, see "Supported I/O Standards" on page 10–1.

# I/O Driver Impedance Matching (Rs) & Series Termination (Rs)

Cyclone II devices support driver impedance matching to the impedance of the transmission line, typically 25 or  $50\,\Omega$  When used with the output drivers, on-chip termination (OCT) sets the output driver impedance to 25 or  $50\,\Omega$  by choosing the driver strength. Once matching impedance is selected, driver current can not be changed. Table 10–7 provides a list of output standards that support impedance matching.

Table 10–7. Selectable I/O Drivers with Impedance Matching & Series Termination				
I/O Standard	Target $R_8$ ( $\Omega$ )			
3.3-V LVTTL/CMOS	25 (1)			
2.5-V LVTTL/CMOS	50 (1)			
1.8-V LVTTL/CMOS	50 (1)			
SSTL-2 class	50 (1)			
SSTL-18 class I	50 (1)			

Note to Table 10-7:

# Pad Placement & DC Guidelines

This section provides pad placement guidelines for the programmable I/O standards supported by Cyclone II devices and includes essential information for designing systems using the devices' selectable I/O capabilities. This section also discusses the DC limitations and guidelines.

Quartus II software provides user controlled restriction relaxation options for some placement constraints. When a default restriction is relaxed by a user, the Quartus II fitter generates warnings.



For more information about how Quartus II software checks I/O restrictions, see the I/O Assignment Planning & Analysis chapter in the Quartus II Handbook.

### **Differential Pad Placement Guidelines**

To maintain an acceptable noise level on the  $V_{\text{CCIO}}$  supply, there are restrictions on placement of single-ended I/O pads in relation to differential pads. Use the following guidelines for placing single-ended pads with respect to differential pads and for differential output pads placement in Cyclone II devices.

These RS values are nominal values. Actual impedance will vary across process, voltage, and temperature conditions. Tolerance is pending characterization.

For the LVDS I/O standard:

- Single-ended inputs can be no closer than four pads away from an LVDS I/O pad.
- Single-ended outputs can be no closer than five pads away from an LVDS I/O pad.
- Maximum of four 155-MHz LVDS output channels per VCCIC and ground pair.
- Maximum of three 311-MHz LVDS output channels per VCCIO and ground pair.

The Quartus II software only checks the first two cases.

For the RSDS and mini-LVDS I/O standards:

- Single-ended inputs can be no closer than four pads away from an RSDS and mini-LVDS output pad.
- Single-ended outputs can be no closer than five pads away from an RSDS and mini-LVDS output pad.
- Maximum of three 85-MHz RSDS and mini-LVDS output channels per VCCIO and ground pair.

The Quartus II software only checks the first two cases.

# **VREE Pad Placement Guidelines**

To maintain an acceptable noise level on the  $V_{\text{CCIO}}$  supply and to prevent output switching noise from shifting the  $V_{\text{RHF}}$  rail, there are restrictions on the placement of single-ended voltage referenced I/Os with respect to  $V_{\text{REF}}$  pads and VCCIO and ground pairs. Use the following guidelines for placing single-ended pads in Cyclone II devices.

The Quartus  ${\rm II}$  software automatically does all the calculations in this section.

### Input Pads

Each  $V_{\rm REF}$  pad supports up to 15 input pads on each side of the  $V_{\rm REF}$  pad for FineLine BGA devices. Each  $V_{\rm REF}$  pad supports up to 10 input pads on each side of the  $V_{\rm REF}$  pad for quad flat pack (QFP) devices. This is irrespective of VCCIO and ground pairs, and is guaranteed by the Cyclone II architecture.

### Output Pads

When a voltage referenced input or bidirectional pad does not exist in a bank, there is no limit to the number of output pads that can be implemented in that bank. When a voltage referenced input exists, each VCCIO and ground pair supports nine outputs for Fineline BGA packages or five outputs for QFP packages. Any non-SSTL and non-HSTL output can be no closer than two pads away from a  $V_{\rm REF}$  pad to maintain acceptable noise levels. Any SSTL and HSTL output, except for pintable defined DQ and DQS outputs, can be no closer than two pads away from a  $V_{\rm REF}$  pad.



See "DDR & QDR Pads" on page 10–31 for details about guidelines for DQ and DQS pads placement.

#### Bidirectional Pads

Bidirectional pads must satisfy input and output guidelines simultaneously.



See "DDR & QDR Pads" on page 10–31 for details about guidelines for DQ and DQS pads placement.

If the bidirectional pads are all controlled by the same output enable (OE) and there are no other outputs or voltage referenced inputs in the bank, then there is no case where there is a voltage referenced input is active at the same time as an output. Therefore, the output limitation does not apply. However, since the bidirectional pads are linked to the same OE, all the bidirectional pads will act as inputs at the same time. Therefore, the input limitation of 30 input pads (15 on each side of the  $V_{\rm REF}$  pad) for FineLine BGA packages and 20 input pads (10 on each side of the  $V_{\rm REF}$  pad) for QFP packages will apply.

If the bidirectional pads are all controlled by different OEs, and there are no other outputs or voltage referenced inputs in the bank, then there may be a case where one group of bidirectional pads is acting as inputs while another group is acting as outputs. In such cases, apply the formulas shown in Table 10-8.

Table 10–8. Input-Only Bidirectional Pad Limitation Formulas				
Package Type	Formula			
FineLine BGA	(Total number of bidirectional pads) – (Total number of pads from the smallest group of pads controlled by an OE) $\leq$ 9 (per VCCIO and ground pair)			
QFP	(Total number of bidirectional pads) – (Total number of pads from the smallest group of pads controlled by an OE) $\leq$ 5 (per VCCIO and ground pair).			

Consider a FineLine BGA package with four bidirectional pads controlled by the first OE, four bidirectional pads controlled by the second OE, and two bidirectional pads controlled by the third OE. If the first and second OEs are active and the third OE is inactive, there are 10 bidirectional pads, but it is safely allowable because there would be 8 or fewer outputs per VCCIO/GND pair.

When at least one additional voltage referenced input and no other outputs exist in the same  $V_{\text{REF}}$  bank, the bidirectional pad limitation applies in addition to the input and output limitations. See the following equations:

Total number of bidirectional pads + total number of input pads  $\leq$  30 (15 on each side of your  $V_{REF}$  pad) for Fineline BGA packages

Total number of bidirectional pads + total number of input pads  $\leq$  20 (10 on each side of your  $V_{REF}$  pad) for QFP packages

After applying the equation above, apply one of the equations in Table 10–9, depending on the package type.

Table 10–9. Bidirectional Pad Limitation Formulas (Where V <sub>REF</sub> Inputs Exist)				
Package Type	Formula			
FineLine BGA	(Total number of bidirectional pads) $\leq$ 9 (per VCCIO and ground pair)			
QFP	(Total number of bidirectional pads) ≤ 5 (per VCCIO and ground pair)			

When at least one additional output exists but no voltage referenced inputs exist, apply the appropriate formula from Table 10–10.

Table 10–10. Bidirectional Pad Limitation Formulas (Where $V_{REF}$ Outputs Exist)				
Package Type	Formula			
FineLine BGA	(Total number of bidirectional pads) + (Total number of additional output pads) – (Total number of pads from the smallest group of pads controlled by an OE) ≤ 9 (per VCCIO and ground pair)			
QFP	(Total number of bidirectional pads) + (Total number of additional output pads) – (Total number of pads from the smallest group of pads controlled by an OE)≤5 (per VCCIO and ground pair)			

When additional voltage referenced inputs and other outputs exist in the same  $V_{\rm REF}$  bank, the bidirectional pad limitation must again simultaneously adhere to the input and output limitations. As such, the following rules apply:

Total number of bidirectional pads + total number of input pads  $\leq$  30 (15 on each side of your  $V_{REF}$  pad) for Fineline BGA packages

Total number of bidirectional pads + total number of input pads  $\leq$  20 (10 on each side of your  $V_{REF}$  pad) for QFP packages

After applying the equation above, apply one of the equations in Table 10–11, depending on the package type.

Table 10–11. Bidirectional Pad Limitation Formulas (Multiple V <sub>REF</sub> Inputs & Outputs)				
Package Type	kage Type Formula			
FineLine BGA	(Total number of bidirectional pads) + (Total number of output pads) ≤ 9 (per VCCIC/GND pair)			
QFP	Total number of bidirectional pads + Total number of output pads ≤5 (per VCCIO/GND pair)			

Each I/O bank can only be set to a single  $V_{\rm CCIO}$  voltage level and a single  $V_{\rm REF}$  voltage level at a given time. Pins of different I/O standards can share the bank if they have compatible  $V_{\rm CCIO}$  values (see Table 10–4 for more details) and compatible  $V_{\rm REF}$  voltage levels.

# DDR & QDR Pads

For dedicated DQ and DQS pads on a DDR interface, DQ pads have to be on the same power bank as DQS pads. With the DDR and DDR2 memory interfaces, a VCCIO and ground pair can have a maximum of five DQ pads.

For a QDR interface, D is the QDR output and Q is the QDR input. D pads and Q pads have to be on the same power bank as CQ. With the QDR and QDRII memory interfaces, a VCCIO and ground pair can have a maximum of five D and Q pads.

By default, the Quartus II software assigns D and Q pads as regular I/O pins. If you do not specify the function of a D or Q pad in the Quartus II software, the software will set them as regular I/O pins. If this occurs, Cyclone II QDR and QDRII performance is not guaranteed.

### **DC** Guidelines

There is a current limit of 240 mA per eight consecutive output top and bottom pins per power pair, as shown by the following equation:

```
pin+7 \Sigma I_{PIN} < 240mA per power pair pin
```

There is a current limit of 240 mA per 12 consecutive output side (left and right) pins per power pair, as shown by the following equation:

```
pin{+}11 \Sigma I_{PIN}{<}\,240mA per power pair pin
```

In all cases listed above, the Quartus II software generates an error message for illegally placed pads.

Table 10–12 shows the I/O standard DC current specification.

I/O Standard	I <sub>PIN</sub> (mA)	
i/O Stanuaru	Top & Bottom Banks	Side Banks
LVTTL	(1)	(1)
LVCMOS	(1)	(1)
2.5 V	(1)	(1)
1.8 V	(1)	(1)
1.5 V	(1)	(1)
3.3-V PCI	Not supported	1.5
3.3-V PCI-X	Not supported	1.5
SSTL-2 class l	12 (2)	12 (2)
SSTL-2 class II	24 (2)	20 (2)
SSTL-18 class I	12 (2)	12 (2)
SSTL-18 class II	8 (2)	Not supported
1.8-V HSTL class I	12 (2)	12 (2)
1.8-V HSTL class II	2(2)	Not supported
1.5-V HSTL class I	12 (2)	10 (2)
1.5-V HSTL class II	18 (2)	Not supported
Differential SSTL-2 class I (3)	8.1 (4)	
Differential SSTL-2 class II (3)	16.4 (4)	
Differential SSTL-18 class I (3)	6.7 (4)	
Differential SSTL-18 class II (3)	13.4 (4)	
1.8-V differential HSTL class I (3)	8 (4)	
1.8-V differential HSTL class II (3)	16 (4)	
1.5-V differential HSTL class I (3)	8 (4	1)

Table 10–12. Cyclone II I/O Standard DC Current Specification (Preliminary) (Part 2 of 2)					
I/O Standard	I <sub>PIN</sub> (mA)				
i/O Standard	Top & Bottom Banks	Side Banks			
1.5-V differential HSTL class II (3)	16 (4)				
LVDS, RSDS and mini-LVDS	12	12			

#### Notes to Table 10-12:

- (1) The DC power specification of each I/O standard depends on the current sourcing and sinking capabilities of the I/O buffer programmed with that standard, as well as the load being driven. LVTTL and LVCMOS, and 2.5-, 1.8-, and 1.5-V outputs are not included in the static power calculations because they normally do not have resistor loads in real applications. The voltage swing is rail-to-rail with capacitive load only. There is no DC current in the
- (2) This  $I_{PIN}$  value represents the DC current specification for the default current strength of the I/O standard. The  $I_{PIN}$ varies with programmable drive strength and is the same as the drive strength as set in Quartus II software. See the Cyclone II Architecture chapter in Volume 1 of the Cyclone II Device Handbook for more information on the programmable drive strength feature of voltage referenced I/O standards.

  The current value obtained for differential HSTL and differential SSTL standards is per pin and not per differential
- pair, as opposed to the per-pair current value of LVDS standard.
- This I/O standard is only supported for clock input pins and PLL\_OUT pins.

Table 10–12 only shows the limit on the static power consumed by an I/O standard. The amount of total power used at any moment could be much higher, and is based on the switching activities.

# Conclusion

Cyclone II device I/O capabilities enable system designers to keep pace with increasing design complexity utilizing a low-cost FPGA device family. Support for I/O standards including SSTL and LVDS compatibility allow Cyclone II devices to fit into a wide variety of applications. The Quartus II software makes it easy to use these I/O standards in Cyclone II device designs. After design compilation, the software also provides clear, visual representations of pads and pins and the selected I/O standards. Taking advantage of the support of these I/O standards in Cyclone II devices will allow you to lower your design costs without compromising design flexibility or complexity.

# More Information

For more information on Cyclone II devices, see the following resources:

- Section I, Cyclone II Device Family Data Sheet of the Cyclone II Device Handbook
- AN 75: High-Speed Board Designs

# References

For more information on the I/O standards referred to in this document, see the following sources:

- Stub Series Terminated Logic for 2.5-V (SSTL-2), JESD8-9A, Electronic Industries Association, December 2000.
- 1.5-V +/- 0.1-V (Normal Range) and 0.9-V 1.6-V (Wide Range) Power Supply Voltage and Interface Standard for Non-terminated Digital Integrated Circuits, JESD8-11, Electronic Industries Association, October 2000.
- 1.8-V +/- 0.15-V (Normal Range) and 1.2-V 1.95-V (Wide Range) Power Supply Voltage and Interface Standard for Non-terminated Digital Integrated Circuits, JESD8-7, Electronic Industries Association, February 1997.
- 2.5-V +/- 0.2-V (Normal Range) and 1.8-V to 2.7-V (Wide Range) Power Supply Voltage and Interface Standard for Non-terminated Digital Integrated Circuits, JESD8-5, Electronic Industries Association, October 1995.
- Interface Standard for Nominal 3-V/3.3-V Supply Digital Integrated Circuits, JESD8-B, Electronic Industries Association, September 1999.
- PCI Local Bus Specification, Revision 2.2, PCI Special Interest Group, December 1998.
- Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits, ANSI/TIA/EIA-644, American National Standards Institute/Telecommunications Industry/Electronic Industries Association, October 1995.



# Chapter 11. High-Speed Differential Interfaces in Cyclone II Devices

#### CII51011-1.1

### Introduction

From high-speed backplane applications to high-end switch boxes, low-voltage differential signaling (LVDS) is the technology of choice. LVDS is a low-voltage differential signaling standard, allowing higher noise immunity than single-ended I/O technologies. Its low-voltage swing allows for high-speed data transfers, low power consumption, and reduced electromagnetic interference (EMI). LVDS I/O signaling is a data interface standard defined in the TIA/EIA-644 and IEEE Std. 1596.3 specifications.

The reduced swing differential signaling (RSDS) and mini-LVDS standards are derivatives of the LVDS standard. The RSDS and mini-LVDS I/O standards are similar in electrical characteristics to LVDS, but have a smaller voltage swing and therefore provide increased power benefits and reduced EMI. National Semiconductor Corporation and Texas Instruments introduced the RSDS and mini-LVDS specifications, respectively. Currently many designers use these specifications for flat panel display links between the controller and the drivers that drive display column drivers. Cyclone<sup>TM</sup> II devices support the RSDS and mini-LVDS I/O standards at speeds up to 170 megabits per second (Mbps) at the transmitter. For RSDS and mini-LVDS, the maximum internal clock frequency is 85 MHz.

Altera® Cyclone II devices can transmit and receive data through LVDS signals at a data rate of up to 622 Mbps and 805 Mbps, respectively. For the LVDS transmitter and receiver, the Cyclone II device's input and output pins support serialization and deserialization through internal logic.


This chapter describes how to use Cyclone II I/O pins for differential signaling and contains the following topics:

- Cyclone II high-speed I/O banks
- Cyclone II high-speed I/O interface
- LVDS, RSDS, mini-LVDS, LVPECL, differential HSTL, and differential SSTL I/O standards support in Cyclone II devices
- High-speed I/O timing in Cyclone II devices
- Design guidelines

# Cyclone II High-Speed I/O Banks

Cyclone II device I/O banks are shown in Figures 11–1 and 11–2. The EP2C5 and EP2C8 devices offer four I/O banks and EP2C20, EP2C35, EP2C50, and EP2C70 devices offer eight I/O banks. A subset of pins in each I/O bank (on both rows and columns) support the high-speed I/O interface. Cyclone II pin tables list the pins that support the high-speed I/O interface.

Figure 11-1. I/O Banks in EP2C5 & EP2C8 Devices






Figure 11-2. I/O Banks in EP2C20, EP2C35, EP2C50 & EP2C70 Devices

# Cyclone II High-Speed I/O Interface

Cyclone II devices provide a multi-protocol interface that allows communication between a variety of I/O standards, including LVDS, LVPECL, RSDS, mini-LVDS, differential HSTL, and differential SSTL. This feature makes the Cyclone II device family ideal for applications that require multiple I/O standards, such as protocol translation.

You can use I/O pins and internal logic to implement a high-speed I/O receiver and transmitter in Cyclone II devices. Cyclone II devices do not contain dedicated serialization or deserialization circuitry. Therefore, shift registers, internal global phase-locked loops (PLLs), and I/O cells are used to perform serial-to-parallel conversions on incoming data and parallel-to-serial conversion on outgoing data.

## I/O Standards Support

This section provides information on the  $\rm I/O$  standards that Cyclone II devices support.

## LVDS Standard Support in Cyclone II Devices

The LVDS I/O standard is a high-speed, low-voltage swing, low power, and general purpose I/O interface standard. The Cyclone II device meets the ANSI/TIA/EIA-644 standard, with the following exceptions:

- $\blacksquare$  The maximum  $V_{\text{OD}}$  is increased to 600 mV.
- The input voltage range is reduced to a minimum of 0.5 V and a maximum of 1.85 V for data rates less than 700 Mbps. The input voltage range is reduced to a minimum of 1.0 V and a maximum of 1.6 V for data rates above 700 Mbps.

I/O banks on all four sides of the Cyclone II device support LVDS channels. See the pin tables on the Altera web site for the number of LVDS channels supported throughout different family members. Cyclone II LVDS receivers (input) support a data rate of up to 805 Mbps while LVDS transmitters (output) support up to 622 Mbps. The maximum internal clock frequency for a receiver is 402.5 MHz. The maximum clock frequency for a transmitter is 311 MHz. The maximum data rate of 805 Mbps is only achieved when DDIO registers are used. The LVDS standard does not require an input reference voltage; however, it does require a  $100\text{-}\Omega$  termination resistor between the two signals at the input buffer. Table 11–1 shows LVDS I/O specifications.


Table 11–1. LVDS I/O Specifications (Part 1 of 2)						
Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>CCINT</sub>	Supply voltage		1.15	1.2	1.25	V
V <sub>CCIO</sub>	I/O supply voltage		2.375	2.5	2.625	V
V <sub>OD</sub>	Differential output voltage	$R_L = 100 \Omega$	247		600	mv
$\Delta V_{\text{OD}}$	Change in V <sub>OD</sub> between H and L	$R_L = 100 \Omega$			50	mv
V <sub>OS</sub>	Output offset voltage	$R_L = 100 \Omega$	1.125	1.25	1.375	V

Table 11–1. LVDS I/O Specifications (Part 2 of 2)						
Symbol	Parameter	Condition	Min	Тур	Max	Units
ΔV <sub>OS</sub>	Change in V <sub>OS</sub> between H and L	$R_L = 100 \Omega$			50	mν
V <sub>IN</sub>	Receiver input voltage range	Data rate≤700 Mbps	0.5		1.85	V
		Data rate > 700 Mbps	1.0		1.6	V
RL	Receiver differential input resistor		90	100	110	Ω

#### LVDS Receiver & Transmitter

Figure 11–3 shows a simple point-to-point LVDS application where the source of the data is an LVDS transmitter. These LVDS signals are typically transmitted over a pair of printed circuit board (PCB) traces, but a combination of a PCB trace, connectors, and cables is a common application setup.

Figure 11-3. Typical LVDS Application



Figures 11-4 and 11-5 show the signaling levels for LVDS receiver inputs and transmitter outputs, respectively.

Figure 11-4. Receiver Input Waveforms for the LVDS Differential I/O Standard

### Single-Ended Waveform



#### Differential Waveform (Mathematical Function of Positive & Negative Channel)



Note to Figure 11–4: (1) The p-n waveform is a function of the positive channel (p) and the negative channel (n).

Figure 11-5. Transmitter Output Waveform for the LVDS Differential I/O Standard

#### Single-Ended Waveform



#### Differential Waveform (Mathematical Function of Positive & Negative Channel)



Note to Figure 11-5:

(1) The p-n waveform is a function of the positive channel (p) and the negative channel (n).

## RSDS I/O Standard Support in Cyclone II Devices

The RSDS specification is used in chip-to-chip applications between the timing controller and the column drivers on display panels. Cyclone II devices meet the National Semiconductor Corporation RSDS Interface Specification and support the RSDS output standard. Table 11–2 shows the RSDS electrical characteristics for Cyclone II devices.

Table 11–2. RSDS Electrical Characteristics for Cyclone II Devices						
Symbol	ool Parameter Condition Min Typ Max		Unit			
V <sub>CCIO</sub>	Output supply voltage		2.375	2.5	2.625	V
V <sub>OD</sub> (1)	Differential output voltage	$R_L = 100 \Omega$	100	200	600	mv
V <sub>OS</sub> (2)	Output offset voltage	$R_L = 100 \Omega$	0.5	1.2	1.5	V
T <sub>I</sub> /T <sub>f</sub>	Transition time	C <sub>load</sub> = 5 pF		500		ps

Notes to Table 11–2:


- (1)  $V_{OE} = V_{OH} V_{OL}$ . (2)  $V_{OS} = (V_{OH} + V_{OL}) / 2$ .

Figure 11-6 shows the RSDS transmitter output signal waveforms.

#### Figure 11-6. Transmitter Output Signal Level Waveforms for RSDS

### Single-Ended Waveform Positive Channel (p) = V<sub>OH</sub> $V_{OD}$ Negative Channel (n) = V<sub>OL</sub> $V_{OS}$ Ground

#### Differential Waveform (Mathematical Function of Positive & Negative Channel)




Note to Figure 11–6:

(1) The p-n waveform is a function of the positive channel (p) and the negative channel (n).

### Designing with RSDS

Cyclone II devices support the RSDS output standard using the LVDS I/O buffer types. For transmitters, the LVDS output buffer can be used with the external resistor network shown in Figure 11–7.

Figure 11–7. RSDS Resistor Network Note (1)



Note to Figure 11-7:

(1) Actual  $R_S$  and  $R_P$  values are pending on device characterization.



For more information on the RSDS I/O standard, see the RSDS specification from the National Semiconductor web site (www.national.com).

A resistor network is required to attenuate the LVDS output voltage swing to meet the RSDS specifications. The resistor network values can be modified to reduce power or improve the noise margin. The resistor values chosen should satisfy the following equation:

$$\frac{R_S \times \frac{R_P}{2}}{R_S + \frac{R_P}{2}} = 50\Omega$$

Additional simulations using the IBIS models should be performed to validate that custom resistor values meet the RSDS requirements.

#### RSDS Software Support

When designing for the RSDS I/O standard, assign the LVDS I/O standard to the I/O pins intended for RSDS in the Quartus<sup>®</sup> II software. Contact Altera Applications for reference designs.

## mini-LVDS Standard Support in Cyclone II Devices

The mini-LVDS specification defines its use in chip-to-chip applications between the timing controller and the column drivers on display panels. Cyclone II devices meet the Texas Instruments mini-LVDS Interface Specification and support the mini-LVDS output standard. Table 11-3 shows the mini-LVDS electrical characteristics for Cyclone II devices.


Table 11–3. mini-LVDS Electrical Characteristics for Cyclone II Devices						
Symbol	Parameters Condition Min Typ Max		Units			
V <sub>CCIO</sub>	Output supply voltage		2.375	2.5	2.625	V
V <sub>OD</sub> (1)	Differential output voltage	$R_L = 100 \Omega$	300		600	mV
V <sub>OS</sub> (2)	Output offset voltage	$R_L = 100 \Omega$	1	1.2	1.4	mV
T <sub>r</sub> / T <sub>f</sub>	Transition time	20 to 80%			500	ps

Notes to Table 11-3:

- (1)  $V_{OE} = V_{OH} V_{OL}$ . (2)  $V_{OS} = (V_{OH} + V_{OL}) / 2$ .

Figure 11–8 shows the mini-LVDS receiver and transmitter signal waveforms.


Figure 11-8. Transmitter Output Signal Level Waveforms for mini-LVDS



### Designing with mini-LVDS

Similar to RSDS, Cyclone II devices support the mini-LVDS output standard using the LVDS I/O buffer types. For transmitters, the LVDS output buffer can be used with the external resistor network shown in Figure 11–9. The resistor values chosen should satisfy the equation on page 11–8.

Figure 11-9. mini-LVDS Resistor Network



Note to Figure 11-9:

(1) R<sub>S</sub> and R<sub>P</sub> values are pending on silicon characterization.

### mini-LVDS Software Support


When designing for the mini-LVDS I/O standard, assign the LVDS I/O standard to the I/O pins intended for mini-LVDS in the Quartus II software. Contact Altera Applications for reference designs.

## LVPECL Support in Cyclone II

The LVPECL I/O standard is a differential interface standard requiring a 3.3-V  $V_{CCIO}$  and is used in applications involving video graphics, telecommunications, data communications, and clock distribution. The high-speed, low-voltage swing LVPECL I/O standard uses a positive power supply and is similar to LVDS. However, LVPECL has a larger differential output voltage swing than LVDS. Cyclone II devices support the LVPECL input standard at the clock input pins only. Table 11-4 shows the LVPECL electrical characteristics for Cyclone II devices. Figure 11–10 shows the LVPECL I/O interface.

Table 11-4	Table 11–4. LVPECL Electrical Characteristics for Cyclone II Devices						
Symbol	Parameters Condition Min Typ Max		Units				
V <sub>CCIO</sub>	Output supply voltage		3.135	3.3	3.465	V	
V <sub>IH</sub>	Input high voltage 2,100 2,880		mV				
V <sub>IL</sub>	Input low voltage		0		2,200	mV	
V <sub>ID</sub>	Differential input voltage	Peak to peak	100	600	950	mV	

Figure 11-10. LVPECL I/O Interface



## Differential SSTL Support in Cyclone II Devices

The differential SSTL I/O standard is a memory bus standard used for applications such as high-speed double data rate (DDR) SDRAM interfaces. The differential SSTL I/O standard is similar to voltage referenced SSTL and requires two differential inputs with an external termination voltage ( $V_{\rm TT}$ ) of  $0.5 \times V_{\rm CCIO}$  to which termination resistors are connected. A 2.5-V output source voltage is required for differential SSTL-2, while a 1.8-V output source voltage is required for differential SSTL-18. The differential SSTL output standard is only supported at PLLCLKOUT pins using two single-ended SSTL output buffers programmed to have opposite polarity.

The differential SSTL input standard is supported at the global clock (GCLK) pins only, treating differential inputs as two single-ended SSTL, and only decoding one of them.



For SSTL signaling characteristics, see the *DC Characteristics & Timing Specification* chapter and the *Selectable I/O Standards in Cyclone II Devices* chapter in Volume 1 of the *Cyclone II Device Handbook*.

Figures 11–11 and 11–12 show the differential SSTL class I and II interfaces, respectively.

Figure 11-11. Differential SSTL Class I Interface




Figure 11-12. Differential SSTL Class II Interface

### **Differential HSTL Support in Cyclone II Devices**

The differential HSTL AC and DC specifications are the same as the HSTL single-ended specifications. The differential HSTL I/O standard is available on the GCLK pins only, treating differential inputs as two single-ended HSTL, and only decoding one of them. The differential HSTL output I/O standard is only supported at the PLLCLKOUT pins using two single-ended HSTL output buffers with the second output programmed as inverted. The standard requires two differential inputs with an external termination voltage  $(V_{\rm TT})$  of  $0.5\times V_{\rm CCIO}$  to which termination resistors are connected.



For the HSTL signaling characteristics, see the *DC Characteristics & Timing Specifications* chapter and the *Selectable I/O Standards in Cyclone II Devices* chapter in Volume 1 of the *Cyclone II Device Handbook*.

Figures 11–13 and 11–14 show differential HSTL class I and II interfaces, respectively.

Figure 11-13. Differential HSTL Class I Interface





Figure 11-14. Differential HSTL Class II Interface



## High-Speed I/O Timing in Cyclone II Devices

This section discusses the timing budget, waveforms, and specifications for source-synchronous signaling in Cyclone II devices. LVDS, LVPECL, RSDS, and mini-LVDS I/O standards enable high-speed data transmission. Timing for these high-speed signals is based on skew between the data and the clock signals.

High-speed differential data transmission requires timing parameters provided by integrated circuit (IC) vendors and requires consideration of board skew, cable skew, and clock jitter. This section provides details on high-speed I/O standards timing parameters in Cyclone II devices.

Table 11–5 defines the parameters of the timing diagram shown in Figure 11–15. Figure 11–16 shows the Cyclone II high-speed I/O timing budget.

Table 11–5. High-Speed I/O Timing Definitions					
Parameter	Symbol	Description			
Transmitter channel-to- channel skew	TCCS	The timing difference between the fastest and slowest output edges, including $t_{\text{CO}}$ variation and clock skew. The clock is included in the TCCS measurement.			
Sampling window	SW	The period of time during which the data must be valid in order for you to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window. $T_{SW} = T_{SU} + T_{hd} + PLL \ jitter.$			
Receiver input skew margin	RSKM	RSKM is defined by the total margin left after accounting for the sampling window and TCCS. The RSKM equation is: RSKM = (TUI – SW – TCCS) / 2.			
Input jitter tolerance (peak- to-peak)		Allowed input jitter on the input clock to the PLL that is tolerable while maintaining PLL lock.			
Output jitter (peak-to-peak)		Peak-to-peak output jitter from the PLL.			

Figure 11-15. High-Speed I/O Timing Diagram





Figure 11–16. Cyclone II High-Speed I/O Timing Budget Note (1)



Note to Figure 11-16:

(1) The equation for the high-speed I/O timing budget is: Period = 0.5/TCCS + RSKM + SW + RSKM + 0.5/TCCS.

## Design Guidelines

This section provides guidelines for designing with Cyclone II devices.

#### **Differential Pad Placement Guidelines**

To maintain an acceptable noise level on the  $V_{\text{CCIO}}$  supply, there are restrictions on placement of single-ended I/O pins in relation to differential pads.



See the guidelines in the *Selectable I/O Standards in Cyclone II Devices* chapter in Volume 1 of the *Cyclone II Device Handbook* for placing single-ended pads with respect to differential pads in Cyclone II devices.

## **Board Design Considerations**

This section explains how to get the optimal performance from the Cyclone II I/O interface and ensure first-time success in implementing a functional design with optimal signal quality. The critical issues of controlled impedance of traces and connectors, differential routing, and termination techniques must be considered to get the best performance from the IC. The Cyclone II device generates signals that travel over the media at frequencies as high as 805 Mbps. Use the following general guidelines for improved signal quality:

Base board designs on controlled differential impedance. Calculate and compare all parameters such as trace width, trace thickness, and the distance between two differential traces.

- Maintain equal distance between traces in LVDS pairs, as much as possible. Routing the pair of traces close to each other will maximize the common-mode rejection ratio (CMRR).
- Longer traces have more inductance and capacitance. These traces should be as short as possible to limit signal integrity issues.
- Place termination resistors as close to receiver input pins as possible.
- Use surface mount components.
- Avoid 90° or 45° corners.
- Use high-performance connectors.
- Design backplane and card traces so that trace impedance matches the connector's and/or the termination's impedance.
- Keep equal number of vias for both signal traces.
- Create equal trace lengths to avoid skew between signals. Unequal trace lengths result in misplaced crossing points and decrease system margins as the channel-to-channel skew (TCCS) value increases.
- Limit vias because they cause discontinuities.
- Use the common bypass capacitor values such as 0.001, 0.01, and 0.1 µF to decouple the high-speed PLL power and ground planes.
- Keep switching transistor-to-transistor logic (TTL) signals away from differential signals to avoid possible noise coupling.
- Do not route TTL clock signals to areas under or above the differential signals.
- Analyze system-level signals.

For PCB layout guidelines, see AN 224: High-Speed Board Layout Guidelines.

## Conclusion

Cyclone II differential I/O capabilities enable you to keep pace with increasing design complexity. Support for I/O standards including LVDS, LVPECL, RSDS, mini-LVDS, differential SSTL and differential HSTL allows Cyclone II devices to fit into a wide variety of applications. Taking advantage of these I/O capabilities and Cyclone II pricing allows you to lower your design costs while remaining on the cutting edge of technology.