## FUNCTIONAL DESCRIPTION

The XRK4993 is a 3.3 V High-Speed Low-Voltage Programmable Skew Clock Buffer. It is intended for high-performance computer systems and offers user selectable control over system clock functions to optimize timing. Eight ouputs, arranged in four banks, can each drive $75 \Omega$ terminated transmission lines while delivering minimal and specified output skews and full-swing Low Voltage TTL logic levels.
Banks A, B, C (two outputs per bank) can be individually selected for one of nine delay or function configurations through two dedicated three-level inputs. These outputs are able to lead or lag the CLKIN input reference clock by up to 6 time units from their nominal "zero" skew position. The integrated PLL allows external load and transmission line delay effects to be canceled achieving zero delay capability. Combining the zero delay capability with the selectable output skew functions, output-to-output delays of up to $\pm 12$ time units can be created.
The XRK4993's divide functions (divide-by-two and divide-by-four) allow distribution of a low-frequency clock that can be multiplied by two or four at the clock destination. This feature facilitates clock distribution while allowing maximum system clock flexibility.
When the $\overline{\mathrm{OE}}$ pin is held low, all the outputs are synchronously enabled. However, if $\overline{\mathrm{OE}}$ is held high,
all the outputs except QC0 and QC1 are synchronously disabled.
When PE is held high, all the outputs are synchronized with the positive edge of the CLKIN clock input. When PE is held low, all the outputs are synchronized with the negative edge of CLKIN. The device has LVTTL outputs with 12 mA balanced drive.

## FEATURES

- 3 pairs of programmable skew outputs
- Low skew: 200ps same pair, 250ps all outputs
- Selectable positive or negative edge synchronization: Excellent for DSP applications
- Synchronous output enable
- Output frequency: 3.75 MHz to 85 MHz
- $2 x, 4 x, 1 / 2$, and $1 / 4$ output frequencies
- 3 skew grades
- 3-level inputs for skew and PLL range control
- PLL bypass mode
- External feedback, internal loop filter
- 12mA balanced drive outputs
- Available in 28 pin QSOP package
- Jitter < 200 ps peak-to-peak
- CLKIN input is 5 V tolerant

Figure 1. Block Diagram of the XRK4993

3.3V PROGRAMMABLE SKEW CLOCK BUFFER

PRODUCT ORDERING INFORMATION

| Product Number | Accuracy | Operating Temperature Range |
| :---: | :---: | :---: |
| XRK4993IR-2 | 250 ps | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| XRK4993CR-2 | 250 ps | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| XRK4993IR-5 | 500 ps | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| XRK4993CR-5 | 500 ps | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| XRK4993IR-7 | 750 ps | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| XRK4993CR-7 | 750 ps | $0^{\circ} \mathrm{C} \mathrm{to}+70^{\circ} \mathrm{C}$ |

Figure 2. Pin Out of the XRK4993


Table 1: Frequency Range Select and $t_{u}$ Calculation ${ }^{[1]}$

| FSEL ${ }^{[2,3]}$ | $\mathrm{f}_{\text {NOM }}(\mathrm{MHz})$ |  | $t_{U}=1 /\left(f_{\text {NOM }} \times N\right)$ <br> where $\mathrm{N}=$ | APPROXIMATE <br> Frequency (MHz) at which $\mathrm{t}_{\mathrm{U}}=1.0 \mathrm{~ns}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max |  |  |
| LOW | 15 | 35 | 44 | 22.7 |
| MID | 25 | 60 | 26 | 38.5 |
| HIGH | 40 | 85 | 16 | 62.5 |

## PIN DESCRIPTIONS

| Pin Name | Pin \# | TYpE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| CLKIN | 1 | Input | Reference Clock Input |
| FB_IN | 14 | Input | Feedback Input |
| PLL_BYPASS | 27 | Threelevel Input | When MID or HIGH, disables PLL (see Special Functions). CLKIN goes to all outputs. Skew Selections (see Control Summary Table) remain in effect. Set LOW for normal operations. |
| $\overline{\mathrm{OE}}$ | 24 | Input | Synchronous Output Enable. When HIGH, it stops clock outputs (except QC[1:0]). $\mathrm{QC}[1: 0]$ may be used as the feedback signal to maintain phase lock. Set $\overline{\mathrm{OE}}$ LOW for normal operation. |
| PE | 6 | Input | Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the falling/rising edge of the reference clock. |
| $\begin{aligned} & \text { SELA0 } \\ & \text { SELA1 } \end{aligned}$ | $\begin{aligned} & 22 \\ & 23 \end{aligned}$ | Threelevel Input | 3 -level inputs for selecting 1 of 9 skew taps or frequency functions. |
| $\begin{aligned} & \text { SELB0 } \\ & \text { SELB1 } \end{aligned}$ | $\begin{aligned} & 25 \\ & 26 \end{aligned}$ | Threelevel Input |  |
| $\begin{aligned} & \text { SELC0 } \\ & \text { SELC1 } \end{aligned}$ | $\begin{aligned} & 4 \\ & 5 \end{aligned}$ | Threelevel Input |  |
| FSEL | 3 | Threelevel Input | Selects appropriate oscillator circuit based on anticipated frequency range. (See PLL Programmable Skew Range.) |
| $\begin{aligned} & \text { QA0 } \\ & \text { QA1 } \end{aligned}$ | $\begin{aligned} & 20 \\ & 19 \end{aligned}$ | Output | Three output banks of two outputs with programmable skew (QA[1:0], QB[1:0], QC[1:0]). QD[1:0] outputs have fixed zero skew outputs. |
| $\begin{aligned} & \text { QB0 } \\ & \text { QB1 } \end{aligned}$ | $\begin{aligned} & 16 \\ & 15 \end{aligned}$ | Output |  |
| $\begin{aligned} & \text { QC0 } \\ & \text { QC1 } \end{aligned}$ | $\begin{aligned} & 12 \\ & 11 \end{aligned}$ | Output |  |
| $\begin{aligned} & \text { QD0 } \\ & \text { QD1 } \end{aligned}$ | $\begin{aligned} & 9 \\ & 8 \end{aligned}$ | Output |  |
| $\mathrm{V}_{\mathrm{CCN}}$ | $\begin{gathered} 7 \\ 13 \\ 21 \end{gathered}$ | PWR | Power supply for output buffers. |
| $\mathrm{V}_{\text {CCQ }}$ | 2 | PWR | Power supply for phase locked loop and other internal circuitry. |
| GND | $\begin{aligned} & 10 \\ & 17 \\ & 18 \\ & 28 \end{aligned}$ | PWR | Ground. |

## SKEW SELECT CONTROL

The skew select control consists of four independent sections. Each bank has two low-skew, high-fanout drivers (Qx0, Qx1), and two corresponding three-level function select (SELx0, SELx1) inputs. The nine possible output states for each bank as shown in Table 2 as determined by each bank's select inputs. All timing measurements are made with respect to the CLKIN input assuming that the output connected to the FB_IN input configured for $0 t_{U}$ operation.

Table 2: Programmable Skew Configurations ${ }^{[1]}$

| Function SeLects |  | Output Functions |  |
| :---: | :---: | :---: | :---: |
| SELx1 | SELx0 | QA[1:0], QB[1:0] | QC[1:0] |
| LOW | LOW | $-4 t_{U}$ | Divide by 2 |
| LOW | MID | $-3 t_{U}$ | $-6 t_{U}$ |
| LOW | HIGH | $-2 t_{U}$ | $-4 t_{U}$ |
| MID | LOW | $-1 t_{U}$ | $-2 t_{U}$ |
| MID | MID | $0 t_{U}$ | $0 t_{U}$ |
| MID | HIGH | $+1 t_{U}$ | $+2 t_{U}$ |
| HIGH | LOW | $+2 t_{U}$ | $+4 t_{U}$ |
| HIGH | MID | $+3 t_{U}$ | $+6 t_{U}$ |

## Notes:

1. For all three-level (three-state) inputs, HIGH indicates a connection to $V_{C C}$, LOW indicates a connection to GND, and MID indicates an open connection. Internal termination circuitry holds an unconnected input to $V_{C C} 2$.
2. The level to be set on FSEL is determined by the "normal" operating frequency ( $f_{\text {NOM }}$ ) of the PLL. Nominal frequency ( $f_{\text {NOM }}$ ) always appears at QAO and the other outputs when they are operated in their undivided modes (see Table 2). The frequency appearing at the CLKIN and FB_IN inputs will be $f_{N O M}$ when the output connected to $F B \_I N$ is undivided. The frequency of the CLKIN and FB_IN inputs will be $f_{N O M} / 2$ or $f_{N O M} 4$ when the part is configured for a frequency multiplication.
3. When the FSEL pin is selected HIGH, the CLKIN input must not transition upon power-up until $V_{C C}$ has reached 2.8 V .
4. $Q D[1: 0]$ fixed at zero skew.

## BYPASS MODE

BYPASS mode allows the chip to be used in applications where the relative timing between outputs is maintained but the system clocking is interrupted or at a much lower frequency. An example might be "singlestepping" the system for diagnostics.
The PLL_BYPASS pin is normally held at Ground (Low). To accommodate low frequency (below the PLL lock range) or infrequent pulses, the PLL_BYPASS, in conjunction with the FSEL pin (see Table 3) can be used to by-pass the PLL and generate an output sequence for the CLKIN signal. Relative timing as set by the $\operatorname{SEL}(\mathrm{x}) 1: 0$ for the various banks will be maintained. The relative timing includes plus and minus n tu and divide-by (2 or 4) settings. There will be a propagation delay as shown in Table 3. A tu will be approximately 2.5 nS with PLL_BYPASS at Mid voltage and 0.4 nS in the High state.

In the PLL_BYPASS mode the PE input can be used to invert the outputs. Thus, for a $20 \%$ (High) duty cycle input, all outputs will retain the $20 \%$ high condition with PE High. For PE Low, however, they will be $80 \%$ High. PE does not effect the duty cycle of the divided outputs.

TABLE 3: Typical propagation delay with zero skew setting

| PLL_BYPASS InPut | FSEL InPut | Total Propagation deLAY |
| :---: | :---: | :---: |
| Mid | Low or Mid | 52 nS |
|  | High | 29 nS |
| High | Low or Mid | 12 nS |
|  | High | 10 nS |

## SPECIAL FUNCTIONS

The following special functions have been implemented in the chip.
PE pin:

- In Normal operation, PE controls the "alignment" edge of the CLKIN and the FB-IN signals. (All other output signals are aligned to the Feedback). PE=Low, aligns the FB_IN faliing edge to the CLKIN falling edge. PE=High, aligns rising edges.
- In the "disabled output mode (see below), the disabled state is forced to the opposite state of PE. This keeps the off condition in a low-noise state.
- In PLL_BYPASS mode, PE controls the duty cycle (inversion) of the outputs (see PLL_BYPASS mode above).

OE pin:

- In Normal mode, $\overline{\mathrm{OE}}$ is used to disable all outputs except QC[1,0]. These are maintained to provide PLL Feedback to keep frequency lock. $\overline{\mathrm{OE}}$ is kept low to enable the outputs and High to disable them. This is a synchronized operation to prevent "partial" clocks When $\overline{\mathrm{OE}}$ goes high, the outputs will go to their disabled level at the end of the next active clock cycle. The level is determined by the state of PE. If PE is high, the output will go low at the end of the cycle and remain there until $\overline{\mathrm{OE}}$ return to a low state. If PE is low, at the end of the next clock high state it will continue to remain high until $\overline{\mathrm{OE}}$ returns low.
- If $\overline{O E}$ is high when PLL_BYPASS is at the Mid level, the PLL is enabled to provide an individual bank output control. In this mode, taking both $\operatorname{SEL}(\mathrm{x}) 1$ \& 0 to the Low state will disable that bank's outputs.

Figure 3. Typical Outputs with FB_in Connected to a Zero-Skew Output


## ELECTRICAL SPECIFICATIONS

## ABSOLUTE MAXIMUM RATINGS

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Ambient Temperature with Power Applied | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| DC Input Voltage | -0.5 V to +7.0 V |
| Output Current into Outputs (LOW) | 64 mA |
| Static Discharge Voltage (per MIL-STD-883, Method 3015) | $>2001 \mathrm{~V}$ |
| Latch-Up Current. | $>200 \mathrm{~mA}$ |

## OPERATING RANGE

| RANGE | Ambient Temperature | VCC |
| :---: | :---: | :---: |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $3.3 \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \pm 10 \%$ |

ELECTRICAL CHARACTERISTICS OVER THE $3.3 V_{ \pm} 10 \%$ OPERATING RANGE

| Symbol | Description | Min | Max | UNIT | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 2.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  | 0.45 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=35 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V | CLKIN, FB_IN, PE, and $\overline{\mathrm{OE}}$ |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | -0.5 | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{IHH}}$ | Three-Level Input HIGH Voltage (PLL_Bypass, FSEL, SELx[1:0]) ${ }^{[5]}$ | $0.87 * \mathrm{~V}_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ | V | Min. $\leq \mathrm{V}_{\mathrm{CC}} \leq$ Max. |
| $\mathrm{V}_{\text {IMM }}$ | Three-Level Input MID Voltage (PLL_Bypass, FSEL, SELx[1:0]) ${ }^{[5]}$ | $0.47 * \mathrm{~V}_{\text {CC }}$ | 0.53 * $\mathrm{V}_{\text {CC }}$ | V | Min. $\leq \mathrm{V}_{\mathrm{CC}} \leq$ Max. |
| $\mathrm{V}_{\text {ILL }}$ | Three-Level Input LOW Voltage (PLL_Bypass, FSEL, SELx[1:0]) ${ }^{[5]}$ | 0.0 | 0.13 * $\mathrm{V}_{\text {CC }}$ | V | Min. $\leq \mathrm{V}_{\mathrm{CC}} \leq$ Max. |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Leakage Current (CLKIN and FB_IN inputs only) |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=$ Max. |
| IIL | Input LOW Leakage Current (CLKIN and FB_IN inputs only) | -20 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| $\mathrm{I}_{\text {IHH }}$ | Input HIGH Current (PLL_Bypass, FSEL, SELx[1:0]) |  | 400 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\text {IMM }}$ | Input MID Current (PLL_Bypass, FSEL, SELx[1:0]) | -200 | 200 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} / 2$ |
| $\mathrm{I}_{\text {ILL }}$ | Input LOW Current <br> PLL_Bypass, FSEL, SELx[1:0] |  | -400 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ |

ELECTRICAL CHARACTERISTICS OVER THE $3.3 V_{ \pm} 10 \%$ OPERATING RANGE

| Symbol | Description |  | Min | Max | UNIT | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| los | Short Circuit Current ${ }^{[6]}$ |  |  | -200 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \\ & \mathrm{~V}_{\text {OUT }}=\text { GND }\left(25^{\circ} \mathrm{C} \text { only }\right) \end{aligned}$ |
| ${ }^{\text {I CCO }}$ | Operating Current Used by Internal Circuitry | Com'l |  | 95 | mA | $\mathrm{V}_{\mathrm{CCN}}=\mathrm{V}_{\mathrm{CCQ}}=\mathrm{Max} .,$ <br> All Inputs Selects Open |
|  |  | Ind |  | 100 |  |  |
| ${ }^{\text {CCCN }}$ | Output Buffer Current per Output Pair |  |  | 19 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CCN}}=\mathrm{V}_{\mathrm{CCQ}}=\text { Max., } \\ & \text { lout }=0 \mathrm{~mA} \\ & \text { Inputs Selects Open, } \mathrm{f}_{\mathrm{MAX}} \end{aligned}$ |
| PD | Power Dissipation per Output Pair |  |  | 104 | mW | $\begin{aligned} & \mathrm{V}_{\mathrm{CCN}}=\mathrm{V}_{\mathrm{CCQ}}=\text { Max., } \\ & \mathrm{l}_{\mathrm{OUT}}=0 \mathrm{~mA} \\ & \text { Input Selects Open, } \mathrm{f}_{\mathrm{MAX}} \end{aligned}$ |

CAPACITANCE ${ }^{[7]}$

| Symbol | DESCRIPTION | MAX. | UNIT | Condition |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 10 | pF | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, <br> $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ |

## Notes:

5. These inputs are normally wired to $V_{C C}$, GND or left unconnected (actual threshold voltages vary as a percentage of $V_{C C}$ ). Internal termination resistors hold unconnected inputs at $V_{C C} / 2$. If these inputs are switched, the function and timing of the outputs may glitch and the PLL may require an addtional $t_{\text {LOCK }}$ time before all data sheet limits are achieved.
6. XRK4993 should be tested one output at a time, output shorted for less than one second, less than $10 \%$ duty cycle. Room temperature only.
7. Applies to CLKIN and FB_IN inputs only.

Figure 4. AC Test Load


LOAD
$R 1=150 \Omega$
$R 2=150 \Omega$
$\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$
(includes fixture and probe capacitance

Figure 5. Input/Output Test Waveform


SWITCHING CHARACTERISTICS OVER THE OPERATING RANGE ${ }^{[2,8]}$

| Symbol | DESCRIPTION |  | Min | Max | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{NOM}}$ | Operating Clock Frequency in MHz | FSEL = LOW ${ }^{[1,2]}$ | 15 | 35 | MHz |
|  |  | FSEL $=$ MID ${ }^{[1,2]}$ | 25 | 60 |  |
|  |  | FSEL $=$ HIGH ${ }^{[1,2,3]}$ | 40 | 85 |  |

SWITCHING CHARACTERISTICS OVER THE $3.3 \mathrm{~V} \pm 10 \%$ OPERATING RANGE ${ }^{[2,8]}$

| Symbol | Description |  | XRK4993-2 |  |  | XRK4993-5 |  |  | XRK4993-7 |  |  | UnIt |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | Max | Min | TYp | Max | Min | TYP | Max |  |
| $\mathrm{t}_{\text {RPWH }}$ | CLKIN Pulse Width HIG |  | 4 |  |  | 4 |  |  | 4 |  |  | ns |
| $\mathrm{t}_{\text {RPWL }}$ | CLKIN Pulse Width LOW |  | 4 |  |  | 4 |  |  | 4 |  |  | ns |
| $t_{u}$ | Programmable Skew Unit |  | See Table 1 |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SKEWPR }}$ | Zero Output Matched-Pair Skew$\left(\operatorname{Qx[1:0])}{ }^{[10,11]}\right.$ |  |  | 0.05 | 0.2 |  | 0.1 | 0.25 |  | 0.1 | 0.25 | ns |
| tskewo | Zero Output Skew (All Outputs) ${ }^{[10,12]}$ |  |  | 0.1 | 0.25 |  | 0.25 | 0.5 |  | 0.3 | 0.75 | ns |
| $\mathrm{t}_{\text {SKEW1 }}$ | Output Skew (Rise-Rise, Fall-Fall, Same Class Outputs) ${ }^{[10,13]}$ |  |  | 0.25 | 0.5 |  | 0.6 | 0.7 |  | 0.6 | 1 | ns |
| ${ }^{\text {tSKEW2 }}$ | Output Skew (Rise-Fall) ${ }^{[10,13]}$ |  |  | 0.3 | 1 |  | 0.5 | 1 |  | 1 | 1.5 | ns |
| ${ }^{\text {tskEW3 }}$ | Output Skew (Rise-Rise, Fall-Fall, Different Class Outputs) ${ }^{[10,13]}$ |  |  | 0.25 | 0.5 |  | 0.5 | 0.7 |  | 0.7 | 1.2 | ns |
| $\mathrm{t}_{\text {SKEW4 }}$ | Output Skew (Nominal-Divided) ${ }^{[10,13]}$ |  |  | 0.5 | 0.9 |  | 0.5 | 1 |  | 1.2 | 1.7 | ns |
| $t_{\text {DEV }}$ | Device-to-Device Skew ${ }^{\text {[9, 14] }}$ |  |  |  | 0.75 |  |  | 1.25 |  |  | 1.65 | ns |
| $t_{\text {PD }}$ | Propagation Delay, CLKIN Rise to FB_IN Rise |  | -0.25 | 0 | 0.25 | -0.5 | 0 | 0.5 | -0.7 | 0 | 0.7 | ns |
| todcv | Output Duty Cycle Variation ${ }^{\text {[15] }}$ |  | -1 | 0 | 1 | -1 | 0 | 1 | -1.2 | 0 | 1.2 | ns |
| $\mathrm{t}_{\text {PWH }}$ | Output HIGH Time Deviation from 50\% [16] |  |  |  | 2 |  |  | 2.5 |  |  | 3 | ns |
| $t_{\text {PWL }}$ | Output LOW Time Deviation from 50\% [16] |  |  |  | 1.5 |  |  | 3 |  |  | 3.5 | ns |
| torise | Output Rise Time ${ }^{[16,17]}$ |  | 0.15 | 1 | 1.2 | 0.15 | 1 | 1.5 | 0.15 | 1.5 | 2.5 | ns |
| tofall | Output Fall Time ${ }^{[16,17]}$ |  | 0.15 | 1 | 1.2 | 0.15 | 1 | 1.5 | 0.15 | 1.5 | 2.5 | ns |
| tock | PLL Lock Time ${ }^{[18]}$ |  |  |  | 0.5 |  |  | 0.5 |  |  | 0.5 | ms |
| ${ }^{\text {J }}$ R | Cycle-to-Cycle Output Jitter | RMS ${ }^{\text {[9] }}$ |  |  | 25 |  |  | 25 |  |  | 25 | ps |
|  |  | Peak-to-Peak [9] |  |  | 200 |  |  | 200 |  |  | 200 |  |

## Notes:

8. Test measurement levels for the XRK4993 are TTL levels (1.5V to 1.5V). Test conditions assume signal transition times of 2 ns or less and output loading as shown in the AC Test Loads and Waveforms unless otherwise specified.
9. Guaranteed by statistical correlation. Tested initially and after any design or process changes that may affect these parameters.
10. SKEW is defined as the time between the earliest and the latest output transition among all outputs for which the same $t_{U}$ delay has been selected when all are loaded with 20pF and terminated with $75 \Omega$ to $V_{C C} / 2$ (XRK4993).
11. $t_{S K E W P R}$ is defined as the skew between a pair of outputs ( $Q \times 0$ and $Q \times 1$ ) when all eight outputs are selected for $\mathrm{Ot}_{\mathrm{U}}$.
12. $t_{S K E W O}$ is defined as the skew between outputs when they are selected for $O t_{U}$. Other outputs are divided, but not shifted.
13. There are two classes of outputs: Nominal (multiple of $t_{U}$ delay) and Divided (QC[1:0] or Divide-by-4 mode).
14. $t_{D E V}$ is the output-to-output skew between any two devices operating under the same conditions (VCC ambient temperature, air flow, etc.)
15. $t_{O D C V}$ is the deviation of the output from a $50 \%$ duty cycle. Output pulse width variations are included in $t_{S K E W 2}$ and $t_{S K E W 4}$ specifications.
16. Specified with outputs loaded with 20 pF for the $X R K 4993$ devices. Devices are terminated through $75 \Omega$ to $V_{C C} 2$. $t_{P W H}$ is measured at $2.0 \mathrm{~V} . t_{P W L}$ is measured at 0.8 V .
17. $t_{\text {ORISE }}$ and $t_{\text {OFALL }}$ measured between 0.8 V and 2.0 V .
18. $t_{\text {LOCK }}$ is the time that is required before synchronization is achieved. This specification is valid only after $V_{C C}$ is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at CLKIN or FB_IN until $t_{P D}$ is within specified limits

Figure 6. AC Timing Diagram (shown with PE=High)


Figure 7. Timing Diagram PE=Low


PE = Low Timing:
All output changes occur on the falling edge of the Clkin reference signal. Programmable skews are made relative to this edge.

Figure 8. Timing Diagram PE=High


## PE=High Timing:

When the PE pin is High, all changes begin relative to the rising edge of the Clkin reference signal. This includes not only the "zero tu" signals but also the divided output signals. The divided-by-two outputs will change on each rising edge. As QD can only be Otu, QC is the only "divide by" output providing either divide-by- two or divide-by-four, not both.

## PACKAGE DIMENSIONS

## 28 LEAD SHRINK SMALL OUTLINE PACKAGE ( QSOP 150 mils body) <br> Rev. 1.00



L

| SYMBOL | MIN | MAX | MIN | MAX |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.053 | 0.068 | 1.35 | 1.73 |  |  |
| A1 | 0.004 | 0.010 | 0.10 | 0.25 |  |  |
| B | 0.008 | 0.012 | 0.20 | 0.30 |  |  |
| C | 0.006 | 0.010 | 0.15 | 0.25 |  |  |
| D | 0.380 | 0.400 | 9.65 | 10.16 |  |  |
| E | 0.144 |  | 0.164 | 3.66 |  | 4.17 |
| e | 0.0256 |  | BSC | 0.65 |  | BSC |
| H | 0.220 | 0.250 | 5.59 | 6.35 |  |  |
| L | 0.016 | 0.050 | 0.54 | 1.27 |  |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |  |  |

Note: The control dimension is the millimeter column

REVISION HISTORY

| REVISION \# | DATE |  |
| :---: | :---: | :--- |
| 1.0 .0 | February 2007 | Initial release. |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

NOTICE
EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2007 EXAR Corporation
Datasheet February 2007.
Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

