

CMOS DECADE COUNTER/7-SEGMENT DECODER/DRIVERS

FEATURES

- ◆ Monolithic Construction of Bipolar Transistors on Outputs Allow Direct Display Drive
- ◆ Decade Counter and 7-Segment Decoder in One Package
- ◆ Direct Reset
- ◆ Display Enable Function (4426AB)
- ◆ Ripple Blanking and Lamp Test Functions (4433AB)
- ◆ Trigger from either Edge of Clock Input
- ◆ Carry Output for Cascading Stages
- ◆ Fully Static Operation - DC to 5MHz @ 10Vdc

DESCRIPTION

These two devices each consist of a 5-stage Johnson decade counter and an output decoder which converts the Johnson code to a 7-segment decoded output for driving each stage in a numerical display. A "high" Reset clears the decade counter to its zero count. The counters have interchangeable Clock and Clock Enable lines for incrementing on either a positive-going or negative-going transition, respectively. Antilock gating is provided on the Johnson counter, thus assuring proper counting sequence. The Carry-Out (CO_{UT}) signal completes one cycle every ten clock input cycles and is used to directly clock the succeeding decade in a multi-decade counting chain.


4426AB

When the Display Enable is "low" the seven decoded outputs are forced off regardless of the state of the counter. Activation of the display only when required results in significant power savings. This system also facilitates implementation of display-character multiplexing.

The Carry Out and ungated "C-segment" signals are not gated by the Display Enable and therefore are available continuously. This feature is a requirement in implementation of certain divider functions such as divide-by-60 and divide-by-12.

4433AB

The 4433AB has provisions for automatic blanking of the nonsignificant zeros in a multi-digit decimal number which results in an easily readable display consistent with normal writing practice. For example, the number 0050.0700 in an eight-digit display would be displayed as 50.07. Zero suppression on the integer side is obtained by connecting the RBI terminal of the 4433AB associated with the most significant digit in the display to a "low-level" voltage and connecting the RBO terminal of that stage to the RBI terminal of the 4433AB in the next-lower significant position in the display. This procedure is continued for each succeeding 4433AB on the integer side of the display. On the fraction side of the display



RECOMMENDED OPERATING CONDITIONS

For maximum reliability:

DC Supply Voltage	V _{DD} - V _{SS}	3 to 15	Vdc
Operating Temperature	T _A	-55 to +125	°C

play the RBI of the 4433AB associated with the least significant digit is connected to a "low level" voltage and the RBO of the 4433AB is connected to the RBI terminal of the 4433AB in the next more-significant-digit position. Again, this procedure is continued for all 4433AB on the fraction side of the display.

In a purely fractional number the zero immediately preceding the decimal point can be displayed by connecting the RBI of that stage to a "high-level" voltage (instead of to the RBO of the next more-significant stage). For Example: optional zero - 0.7346.

Likewise, the zero in a number such as 736.0 can be displayed by connecting the RBI of the 4433AB associated with it to a "high-level" voltage.

A "high" Lamp Test signal turns on all outputs.

BIPOLAR OUTPUTS

These devices are functionally and pin-for-pin interchangeable with all CMOS device types 4026AB and 4433AB. All counting and decoding in 4426AB and 4433AB devices is implemented with CMOS transistor circuitry. In order to furnish higher output drive for applications such as driving LED's, bipolar Darlington transistors have been furnished at each display drive output.

ELECTRICAL CHARACTERISTICS

STATIC CHARACTERISTICS^{1,3}

PARAMETER	V _{DD} (Vdc)	CONDITIONS	T _{LOW} ²		+25°C			T _{HIGH} ²		Units
			Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
QUIESCENT DEVICE CURRENT	I _{DD}	V _{IN} = V _{SS} or V _{DD} All valid input combinations	—	5	—	0.05	5	—	150	μA _{dc}
			—	10	—	0.1	10	—	300	
			—	15	—	0.2	20	—	600	
			—	—	—	—	—	—	—	
HIGH LEVEL OUTPUT VOLTAGE Decoded Outputs	V _{OH}	V _{IN} = V _{SS} or V _{DD} I _O < 1μA	4.25	—	4.25	—	—	4.25	—	Vdc
			9.25	—	9.25	—	—	9.25	—	
			14.25	—	14.25	—	—	14.25	—	
			—	—	—	—	—	—	—	
MINIMUM INPUT HIGH VOLTAGE	V _{IH}	V _O = 0.5V or 4.25V V _O = 1.0V or 9.0V V _O = 1.5V or 13.5V I _O < 1μA	—	3.75	—	2.75	3.75	—	3.75	Vdc
			—	7.5	—	5.5	7.5	—	7.5	
			—	11.25	—	8.25	11.25	—	11.25	
			—	—	—	—	—	—	—	
MAXIMUM INPUT LOW VOLTAGE	V _{IL}	V _O = 0.5V or 4.25V V _O = 1.0V or 9.0V V _O = 1.5V or 13.5V I _O < 1μA	1.25	—	1.25	2.25	—	1.25	—	Vdc
			2.5	—	2.5	4.5	—	7.5	—	
			3.75	—	3.75	6.75	—	3.75	—	
			—	—	—	—	—	—	—	
OUTPUT HIGH (SOURCE) CURRENT Decoded Outputs ³	I _E	V _{OH} = 2.5V V _{OH} = 8.5V V _{OH} = 13.5V	—	—	-10	-25	—	—	—	mA _{dc}
			—	—	—	-60	—	—	—	
			—	—	—	-100	—	—	—	
	I _{OH}	V _{OH} = 4.6V V _{OH} = 9.5V V _{OH} = 13.5V V _{IN} = V _{SS} or V _{DD}	-0.10	—	-0.10	-0.4	—	-0.07	—	mA _{dc}
			-0.30	—	-0.30	-1.0	—	-0.20	—	
			-0.90	—	-0.90	-4.0	—	-0.65	—	
	I _{OL}	V _{OH} = 4.6V V _{OH} = 9.5V V _{OH} = 13.5V V _{IN} = V _{SS} or V _{DD}	-0.08	—	-0.08	-0.2	—	-0.06	—	mA _{dc}
			-0.20	—	-0.20	-0.5	—	-0.14	—	
			-0.60	—	-0.60	-1.5	—	-0.42	—	
	I _{OL}	V _{OL} = 0.4V V _{OL} = 0.5V V _{OL} = 1.5V V _{IN} = V _{SS} or V _{DD}	-0.10	—	-0.10	0.4	—	-0.07	—	mA _{dc}
			-0.30	—	-0.30	1.0	—	-0.20	—	
			-0.90	—	-0.90	4.0	—	-0.65	—	
OUTPUT LOW (SINK) CURRENT	I _{OL}	V _{OL} = 0.4V V _{OL} = 0.5V V _{OL} = 1.5V V _{IN} = V _{SS} or V _{DD}	0.13	—	-0.08	0.25	—	-0.06	—	mA _{dc}
			0.31	—	-0.20	0.6	—	-0.14	—	
			1.43	—	-0.60	2.5	—	-0.42	—	
	I _{OL}	V _{OL} = 0.4V V _{OL} = 0.5V V _{OL} = 1.5V V _{IN} = V _{SS} or V _{DD}	0.13	—	-0.08	0.25	—	-0.06	—	mA _{dc}
			0.31	—	-0.20	0.6	—	-0.14	—	
			1.43	—	-0.60	2.5	—	-0.42	—	

NOTES: ¹ Remaining Static Electrical Characteristics are listed under "4000B Series Family Specifications".

² T_{LOW} = -55°C for C

T_{HIGH} = +125°C for C



³ Observe Package Power Dissipation rating.

ELECTRICAL CHARACTERISTICS



DYNAMIC CHARACTERISTICS ($C_L = 50\text{pF}$, $T_A = 25^\circ\text{C}$)

PARAMETER		V _{DD} (V _{dc})	Min.	Typ.	Max.	Units	
CLOCKED OPERATION							
PROPAGATION DELAY TIME Clock to Decoded Outputs	t _{PLH} , t _{PHL}	5	—	850	1700	ns	
		10	—	250	500		
		15	—	200	400		
	Clock to Carry Out	t _{PLH} , t _{PHL}	5	—	500	1000	ns
			10	—	125	250	
			15	—	100	200	
OUTPUT TRANSITION TIME Decoded Outputs	t _{TLH} , t _{THL}	5	—	450	900	ns	
		10	—	200	400		
		15	—	150	300		
	Carry Output	t _{TLH} , t _{THL}	5	—	250	500	ns
			10	—	125	250	
			15	—	100	200	
MINIMUM CLOCK OR ENABLE PULSE WIDTH	PW _{CL} , PW _{CE}	5	—	200	400	ns	
		10	—	100	200		
		15	—	80	160		
MAXIMUM CLOCK FREQUENCY	f _{CL}	5	1.25	2.5	—	MHz	
		10	2.5	5.0	—		
		15	3.0	6.0	—		
MAXIMUM CLOCK OR ENABLE RISE AND FALL TIME	t _{rCL} , t _{fCL}	5	15	—	—	μs	
		10	15	—	—		
		15	3	—	—		
MINIMUM CLOCK OR ENABLE SETUP TIME	t _{setup}	5	—	250	500	ns	
		10	—	100	200		
		15	—	80	160		
RESET OPERATION							
PROPAGATION DELAY TIME Reset to Decoded Outputs	t _{PLH} , t _{PHL}	5	—	700	1400	ns	
		10	—	250	500		
		15	—	200	400		
	Reset to Carry Output	t _{PLH} , t _{PHL}	5	—	500	1000	ns
			10	—	125	250	
			15	—	100	200	
MINIMUM RESET PULSE WIDTH	PW _R	5	—	200	400	ns	
		10	—	100	200		
		15	—	80	160		
RESET REMOVAL TIME	t _{rem}	5	—	375	750	ns	
		10	—	150	300		
		15	—	125	250		


OUTPUT NETWORK




DISPLAY INTERFACE




LOGIC DIAGRAM



TIMING DIAGRAM




DISPLAY




Collector of each output transistor
internally tied to V_{DD} .

4426AB Decade Counter/7-Segment Decoder/Driver with Display Enable.

LOGIC DIAGRAM



TIMING DIAGRAM



DISPLAY



Collector of each output transistor
internally tied to V_{DD} .

4433B Decade Counter/7-Segment Decoder/Driver with Ripple Blanking.