

HT48R062/HT48C062 Cost-Effective I/O Type 8-Bit MCU

Technical Document

- Tools Information
- FAQs
- Application Note
 - HA0003E Communicating between the HT48 & HT46 Series MCUs and the HT93LC46 EEPROM
- HA0013E HT48 & HT46 LCM Interface Design
- HA0016E Writing and Reading to the HT24 EEPROM with the HT48 MCU Series
- HA0018E Controlling the HT1621 LCD Controller with the HT48 MCU Series
- HA0049E Read and Write Control of the HT1380


Features

- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{SYS}=8MHz: 3.3V~5.5V
- 11 bidirectional I/O lines
- · On-chip crystal and RC oscillator
- Watchdog Timer
- 1K×14 program memory
- 32×8 data RAM
- HALT function and wake-up feature reduce power consumption
- 63 powerful instructions
- Up to $0.5 \mu s$ instruction cycle with 8MHz system clock
- All instructions in 1 or 2 machine cycles
- 14-bit table read instructions
- One-level subroutine nesting
- Bit manipulation instructions
- Low voltage reset function
- 16-pin DIP/NSOP package

General Description

The HT48R062/HT48C062 are 8-bit high performance, RISC architecture microcontroller devices specifically designed for cost-effective multiple I/O control product applications. The mask version HT48C062 is fully pin and functionally compatible with the OTP version HT48R062 devices. The advantages of low power consumption, I/O flexibility, oscillator options, HALT and wake-up functions, watchdog timer, as well as low cost, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, etc.

Block Diagram





Pin Assignment

				1			
PA3 🗆	1	U	16	D PA4			
PA2 🗆	2		15	🗆 PA5			
PA1 🗆	3		14	D PA6			
PA0 🗆	4		13	🗆 PA7			
РВ0 🗆	5		12	osc2			
VSS 🗆	6		11	OSC1			
РВ1 🗆	7		10				
PB2 🗆	8		9	RES			
HT48R062/HT48C062 							

Pin Description

Pin Name	I/O	Code Option	Description
PA0~PA7	I/O	Pull-high Wake-up	Bidirectional 8-bit input/output port. Each bit can be configured as wake-up in- put by options. Software instructions determine the CMOS output or Schmitt trigger input with a pull-high resistor (determined by pull-high options).
PB0~PB2	I/O	Pull-high	Bidirectional 3-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with a pull-high resistor (determined by pull-high options).
VDD	_	_	Positive power supply
VSS	_	_	Negative power supply, ground
OSC2 OSC1	0 1	Crystal or RC	OSC1, OSC2 are connected to an RC network or a crystal (determined by code option) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock (NMOS open drain output).
RES	I	_	Schmitt trigger reset input. Active low.

Absolute Maximum Ratings

Supply VoltageV _{SS} –0.3V to V _{SS} +6.0	V
Input VoltageV _{SS} -0.3V to V _{DD} +0.3	V
IOL Total150m	A
Total Power Dissipation	Ν

Storage Temperature	–50°C to 125°C
Operating Temperature	40°C to 85°C
IOH Total	–100mA

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=25°C

Symbol	mbol Parameter		Test Conditions	Min.	Turn	Max.	11	
Symbol	Parameter	V_{DD}	Conditions	win.	Тур.	wax.	Unit	
V			f _{SYS} =4MHz	2.2	_	5.5	V	
V _{DD} Operating Voltage	Operating voltage	_	f _{SYS} =8MHz	3.3	_	5.5	V	
		3V		_	0.6	1.5	mA	
IDD1	Operating Current (Crystal OSC)	5V	No load, f _{SYS} =4MHz	_	2	4	mA	
	DD2 Operating Current (RC OSC)		No lood f -4MHz	_	0.8	1.5	mA	
IDD2			No load, f _{SYS} =4MHz	_	2.5	4	mA	



0	Dama (ar		Test Conditions		-		11	
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit	
I _{DD3}	Operating Current (Crystal OSC, RC OSC)	5V	No load, f _{SYS} =8MHz		4	8	mA	
I	Standby Cymant (MDT Enablad)	3V				5	μA	
I _{STB1}	Standby Current (WDT Enabled)	5V	No load, system HALT	_		10	μA	
1	Otomothy, Commont (MDT Disabled)	3V		_		1	μA	
ISTB2	I _{STB2} Standby Current (WDT Disabled)		No load, system HALT			2	μA	
V _{IL1}	Input Low Voltage for I/O Port	_		0		0.3V _{DD}	V	
V _{IH1}	Input High Voltage for I/O Port	_		0.7V _{DD}		V _{DD}	V	
V _{IL2}	Input Low Voltage (RES)	_		0		$0.4V_{DD}$	V	
V _{IH2}	Input High Voltage (RES)	_		0.9V _{DD}		V _{DD}	V	
V_{LVR}	Low Voltage Reset	_	LVR enabled	2.7	3	3.3	V	
1		3V	× −0.1×	4	8	_	mA	
I _{OL}	I/O Port Sink Current	5V	V _{OL} =0.1V _{DD}	10	20	_	mA	
		3V	V -0.0V	-2	-4	_	mA	
I _{OH}	DH I/O Port Source Current		V _{OH} =0.9V _{DD}	-5	-10	_	mA	
D	Dull bish Desistance	3V		20	60	100	kΩ	
R _{PH}	Pull-high Resistance	5V] —	10	30	50	kΩ	

A.C. Characteristics

Ta=25°C

Complete L	P		Test Conditions	Min.	-		11
Symbol	Parameter	V _{DD}	V _{DD} Conditions		Тур.	Max.	Unit
f	Curatera Cleals (Caratel OCC)	_	2.2V~5.5V	400	_	4000	kHz
f _{SYS1}	System Clock (Crystal OSC)	_	3.3V~5.5V	400	_	8000	kHz
£	SYS2 System Clock (RC OSC)		2.2V~5.5V	400	_	4000	kHz
ISYS2 S			3.3V~5.5V	400	_	8000	kHz
		3V		22	45	90	μs
twdtosc	Watchdog Oscillator Period	5V		16	32	64	μs
t _{RES}	External Reset Low Pulse Width	_		1	_	_	μs
t _{SST}	System Start-up Timer Period		Power-up or wake-up from HALT		1024		t _{SYS}
t _{LVR}	Low Voltage Width to Reset	_		0.25	1	2	ms

Note: t_{SYS}=1/f_{SYS}



Functional Description

Execution Flow

The HT48R062/HT48C062 system clock can be derived from a crystal/ceramic resonator oscillator or an RC. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC


The 10-bit program counter (PC) controls the sequence in which the instructions stored in program ROM are executed and its contents specify a maximum of 1024 addresses. After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.



Execution Flow

Mode	Program Counter									
Mode	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0
Skip		Program Counter+2								
Loading PCL	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program Counter

Note: *9~*0: Program counter bits #9~#0: Instruction code bits S9~S0: Stack register bits @7~@0: PCL bits



Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data and table and is organized into 1024×14 bits, addressed by the program counter and table pointer.


Certain locations in the program memory are reserved for special usage:

Location 000H

This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H.

Table location

Any location in the EPROM space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, the remaining 2 bits are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), where P indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. All table related instructions need 2 cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.





Stack Register – STACK

This is a special part of the memory used to save the contents of the Program Counter only. The stack is organized into one level and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call the contents of the program counter are pushed onto the stack. At the end of a subroutine signaled by a return instruction (RET), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent return address is stored).

Data Memory - RAM

The data memory is designed with 44×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (32×8). Most of them are read/write, but some are read only.

The special function registers include the Indirect Addressing Register (00H), the Memory Pointer register (MP;01H), the Accumulator (ACC;05H) the Program Counter Lower-order byte register (PCL;06H), the Table Pointer (TBLP;07H), the table higher-order byte register (TBLH;08H), the Watchdog Timer option setting register (WDTS;09H), the STATUS register (STATUS;0AH), the I/O registers (PA;12H, PB;14H) and I/O control registers (PAC;13H, PBC;15H). The remaining space before the 20H is reserved for future expanded usage and reading these locations will return the result 00H. The general purpose data memory, addressed from 20H to 3FH, is used for data and control information under instruction command.

All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the "SET [m].i" and "CLR [m].i" instructions, respectively. They are also indirectly accessible through memory pointer register (MP;01H).


In a time of the m (a)	Table Location									
Instruction(s)	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

@7~@0: Table pointer bits

Note: *9~*0: Table location bits P9~P8: Current program counter bits





Indirect Addressing Register

Location 00H is an indirect addressing register that is not physically implemented. Any read/write operation of [00H] accesses data memory pointed to by MP (01H). Reading location 00H itself indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer register MP (01H) is a 7-bit register. The bit 7 of MP is undefined and reading will return the result "1". Any writing operation to MP will only transfer the lower 7-bit data to MP.

Accumulator

The accumulator closely relates to ALU operations. It is also mapped to location 05H of the data memory and is capable of carrying out immediate data operations. Data movement between two data memory locations has to pass through the accumulator.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions.

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the contents of the status register.

Status Register – STATUS

This 8-bit status register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF) and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other register. Any data written into the status register will not change the TO or PDF flags. In addition it should be noted that operations related to the status register may give different results from those intended. The TO and PDF flags can only be changed by the Watchdog Timer overflow, chip power-up, clearing the Watchdog Timer and executing the "HALT" instruction.

Bit No.	Label	Function
0	С	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
3	OV	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared when either a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6~7		Unused bit, read as "0"

Status (0AH) Register




The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Oscillator Configuration

There are two oscillator circuits implemented in the microcontroller.



System Oscillator

Both are designed for system clocks; the RC oscillator and the Crystal oscillator, which are determined by code options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores the external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VSS in needed and the resistance must range from $24k\Omega$ to $1M\Omega$. The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift for the oscillator. No other external components are needed. Instead of a crystal, the resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

Watchdog Timer – WDT

The clock source of WDT is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (sys-

tem clock divided by 4), decided by options. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by an option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.


Once the internal WDT oscillator (RC oscillator with a period of 32µs at 5V normally) is selected, it is first divided by 512 (9-stage) to get the nominal time-out period of approximately 17ms at 5V. This time-out period may vary with temperatures, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.1s at 5V seconds. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user's defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS (09H) Register

The WDT overflow under normal operation will initialize "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset", and only the Program Counter and SP are reset to zero. To clear the contents of WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" in-



Watchdog Timer



struction. The software instruction include "CLR WDT" and the other set – "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the option – "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following...

- · The system oscillator turns off and the WDT stops.
- The contents of the on-chip RAM and registers remain unchanged.
- WDT prescaler are cleared.
- All I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can quit the HALT mode by means of an external reset or an external falling edge signal on port B. An external reset causes a device initialization. Examining the TO and PDF flags, the reason for chip reset can be determined. The PDF flag is cleared when the system powers up or execute the "CLR WDT" instruction and is set when the "HALT" instruction is executed. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the program counter and SP, the others keep their original status.

The Port A wake-up can be considered as a continuation of normal execution. Each bit in Port A can be independently selected to wake up the device by the code option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction.

Once a wake-up event(s) occurs, it takes 1024 $t_{\mbox{SYS}}$ (system clock period) to resume normal operation. In other words, a dummy cycle period will be inserted after the wake-up.

To minimize power consumption, all I/O pins should be carefully managed before entering the HALT status.

Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

Some registers remain unchanged during reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT


Note: "u" means unchanged.

To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system powers up or when the system awakes from a HALT state.

When a system power up occurs, an SST delay is added during the reset period. But when the reset comes from the $\overrightarrow{\text{RES}}$ pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay.

The functional unit chip reset status is shown below.

Program Counter	000H
WDT Prescaler	Clear
Input/Output ports	Input mode
Stack Pointer	Points to the top of the stack



8



Register	Reset (Power-on)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
Program Counter	000H	000H	000H	000H	000H
MP	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	սսսս սսսս	սսսս սսսս
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	սսսս սսսս
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	uuuu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PAC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
РВ	111	111	111	111	uuu
PBC	111	111	111	111	uuu

The chip reset status of the registers is summarized in the following table:

Note: "*" means "warm reset"

"u" means "unchanged"

"x" means "unknown"


Input/Output Ports

There are up to 11 bidirectional input/output lines in the microcontroller labeled with port names PA and PB, which are mapped to the data memory of [12H] and [14H] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H or 14H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or

without pull-high resistor structures can be reconfigured dynamically (i.e. on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For output function, CMOS is the only configuration. These control registers are mapped to locations 13H and 15H.



Input/Output Ports



After a chip reset, these input/output lines remain at high levels or floating state (dependent on pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H or 14H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of Port A has the capability of waking-up the device. The highest 5-bit of Port B are not physically implemented; on reading them a "0" is returned whereas writing then results in a no-operation. See Application note.

There are pull-high options available for PA and PB. Once the pull-high option is selected, I/O lines have pull-high resistors. Otherwise, the pull-high resistors are absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.


Low Voltage Reset – LVR

The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range $0.9V \sim V_{LVR}$, such as changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage $(0.9V \sim V_{LVR})$ has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external $\overrightarrow{\text{RES}}$ signal to perform chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.



- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
 - *2: Since low voltage has to be maintained in its original state and exceed 1ms, therefore 1ms delay enters the reset mode.




Options

The following table shows eight kinds of code option in the HT48R062/HT48C062. All the code options must be defined to ensure proper system functioning.

No.	Options
1	WDT clock source: WDTOSC or f _{SYS} /4
2	WDT function: enable or disable
3	LVR function: enable or disable
4	CLRWDT instruction(s): one or two clear WDT instruction(s)
5	System oscillator: RC or crystal
6	PA and PB pull-high resistors: none or pull-high
7	PA0~PA7 wake-up: enable or disable

Application Circuits



Note: The resistance and capacitance for reset circuit should be designed to ensure that the V_{DD} is stable and remains in a valid range of the operating voltage before bringing RES high.

"*" Make the length of the wiring, which is connected to the $\overline{\text{RES}}$ pin as short as possible, to avoid noise interference.

The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For refer-	
ence only)	

Crystal or Resonator	C1, C2	R1
4MHz Crystal	25pF	10kΩ
4MHz Resonator	10pF	12kΩ
3.58MHz Crystal	25pF	10kΩ
3.58MHz Resonator	25pF	10kΩ
2MHz Crystal	30pF	12kΩ
2MHz Resonator	25pF	12kΩ
1MHz Crystal	100pF	10kΩ
480kHz Resonator	300pF	9.1kΩ
455kHz Resonator	300pF	10kΩ
429kHz Resonator	300pF	10kΩ
400kHz Resonator	300pF	10kΩ



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic	1		
ADD A,[m] ADD A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x VOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c} 1\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1 \end{array} $	Z Z Z Z Z Z Z Z Z Z Z
Increment & D	Decrement		
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate		•	
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RL [m] RLCA [m] RLC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		(4)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneou	S		•
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter Power Down Mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 \checkmark : Flag is affected

-: Flag is not affected

- ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged. $^{\rm (3)}$ $^{\rm (1)}$ and $^{\rm (2)}$
- ⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data	memorv a	and carry to	o the accu	mulator		
Description	The contents of the specified data memory, accumulator and the carry flag are adde multaneously, leaving the result in the accumulator.						
Operation	$ACC \leftarrow A$	\CC+[m]+(C				
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		—	\checkmark	\checkmark	\checkmark		
ADCM A,[m]	Add the a	accumulate	or and carr	y to data r	memory		
Description	The contents of the specified data memory, accumulator and the carry flag are addec multaneously, leaving the result in the specified data memory.						
Operation	[m] ← AC	C+[m]+C					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		_	\checkmark	\checkmark	\checkmark	\checkmark	
ADD A,[m]	Add data	memory t	o the accur	mulator			
Description	The conte	-	specified of		ory and the	e accum	
Operation	$ACC \leftarrow A$	CC+[m]					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
			\checkmark		\checkmark		
ADD A,x	Add imm	ediate data	a to the acc	cumulator			
Description	The conte accumula		accumulate	or and the	specified	lata are	
Operation	$ACC \leftarrow A$	ACC+x					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_	\checkmark	\checkmark	\checkmark	\checkmark	
ADDM A,[m]	Add the a	accumulato	or to the da	ita memor	у		
Description		ents of the the data n		data mem	ory and the	e accum	
Decomption	Stored III						
Operation	stored III [m] ← AC						
Operation			OV	Z	AC	С	



AND A,[m]	Logical AND accumulator with data memory					
Description	Data in the accumulator and the specified data memory perfo eration. The result is stored in the accumulator.					
Operation	ACC ← ACC "AND" [m]					
Affected flag(s)						
	TO PDF OV Z AC C					
AND A,x	Logical AND immediate data to the accumulator					
Description	Data in the accumulator and the specified data perform a bitwise logical_AND ope The result is stored in the accumulator.					
Operation	$ACC \leftarrow ACC \ "AND" \ x$					
Affected flag(s)						
	TO PDF OV Z AC C					
ANDM A,[m]	Logical AND data memory with the accumulator					
Description	Data in the specified data memory and the accumulator perfo eration. The result is stored in the data memory.					
Operation	[m] ← ACC "AND" [m]					
Affected flag(s)						
	TO PDF OV Z AC C					
CALL addr	Subroutine call					
Description	The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address.					
Operation	Stack ← Program Counter+1 Program Counter ← addr					
Affected flag(s)						
	TO PDF OV Z AC C					
CLR [m]	Clear data memory					
Description	The contents of the specified data memory are cleared to 0.					
Operation	[m] ← 00H					
Affected flag(s)						
	TO PDF OV Z AC C					



CLR [m].i	Clear bit o	of data me	mory			
Description	The bit i c	of the spec	ified data ı	memory is	cleared to	o 0.
Operation	[m].i ← 0					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			—	—		
CLR WDT	Clear Wa	tchdog Tim	ner			
Description	The WDT cleared.	is cleared	(clears the	e WDT). Th	ne power d	lown bit (P
Operation	WDT \leftarrow 00H PDF and TO \leftarrow 0					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	0	0	—	—	—	
CLR WDT1	Preclear \	Natchdog	Timer			
Description	of this inst	with CLR V truction wit	hout the ot	ther precle	ar instruct	ion just set
Operation	WDT \leftarrow 0 PDF and					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	0*	0*		—		
CLR WDT2	Preclear	Natchdog	Timer			
Description	of this ins	with CLR \ truction wi	thout the o	other precl	lear instru	ction, sets
Operation	WDT \leftarrow 0 PDF and					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	0*	0*			—	
CPL [m]	Complem	ent data m	nemory			
Description		of the spection				
Operation	[m] ← [m]					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	_	\checkmark	_	_
	L					



CPLA [m]	Complement data memory and place result in the accumulator	
Description	Each bit of the specified data memory is logically complemented (1's complement which previously contained a 1 are changed to 0 and vice-versa. The complemented is stored in the accumulator and the contents of the data memory remain unchang	res
Operation	$ACC \leftarrow [\overline{m}]$	
Affected flag(s)		
	TO PDF OV Z AC C	
DAA [m]	Decimal-Adjust accumulator for addition	
Description	The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The ac lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an ir carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BC justment is done by adding 6 to the original value if the original value is greater than carry (AC or C) is set; otherwise the original value remains unchanged. The result is in the data memory and only the carry flag (C) may be affected.	nterr CD a n 9 oi
Operation	If ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 \leftarrow (ACC.3~ACC.0)+6, AC1= \overline{AC} else [m].3~[m].0 \leftarrow (ACC.3~ACC.0), AC1=0 and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C	
Affected flag(s)		
	TO PDF OV Z AC C	
DEC [m]	Decrement data memory	
DEC [m] Description	Decrement data memory Data in the specified data memory is decremented by 1.	
Description	Data in the specified data memory is decremented by 1.	
Description Operation	Data in the specified data memory is decremented by 1.	
Description Operation	Data in the specified data memory is decremented by 1. $[m] \leftarrow [m]-1$	
Description Operation	Data in the specified data memory is decremented by 1. $[m] \leftarrow [m]-1$ TO PDF OV Z AC C	
Description Operation Affected flag(s)	Data in the specified data memory is decremented by 1. [m] \leftarrow [m]-1 TO PDF OV Z AC C 	umul
Description Operation Affected flag(s)	Data in the specified data memory is decremented by 1. $[m] \leftarrow [m]-1$ $\boxed{TO PDF OV Z AC C}$ $\boxed{ }$ Decrement data memory and place result in the accumulator Data in the specified data memory is decremented by 1, leaving the result in the accu	umul
Description Operation Affected flag(s) DECA [m] Description	Data in the specified data memory is decremented by 1. $[m] \leftarrow [m]-1$ $\boxed{TO PDF OV Z AC C}$ $- - - \sqrt{ - - - - - - - - - -$	umul
Description Operation Affected flag(s) DECA [m] Description Operation	Data in the specified data memory is decremented by 1. $[m] \leftarrow [m]-1$ $\boxed{TO PDF OV Z AC C}$ $- - - \sqrt{ - - - - - - - - - -$	umul

17



HALT	Enter Pov	ver Down I	Mode			
Description	the RAM	and registe	os program ers are reta the WDT t	ined. The	WDT and	orescaler
Operation	Program PDF \leftarrow 1 TO \leftarrow 0	Counter ←	- Program	Counter+	1	
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	0	1	—	—	—	
INC [m]	Incremen	t data men	nory			
Description	Data in th	e specified	d data men	nory is inc	remented	by 1
Operation	[m] ← [m]	+1				
Affected flag(s)						
3(1)	то	PDF	OV	Z	AC	С
				\checkmark		
	L	1	<u> </u>			
INCA [m]			nory and p			
Description		•	l data mem the data m	5		
Operation	ACC ← [I	n]+1				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_				
JMP addr	Directly ju	Imp				
Description			er are repla this destin		ne directly	specified
Operation	Program	Counter ←	addr			
Affected flag(s)	-					
0()	то	PDF	OV	Z	10	<u> </u>
				~	AC	С
			_		AC	
		_	_		AC	
MOV A,[m]	 Move dat		to the accu		AC	
MOV A,[m] Description		a memory		umulator		
		a memory ents of the	to the accu	umulator		
Description	The conte	a memory ents of the	to the accu	umulator		
Description Operation	The conte	a memory ents of the	to the accu	umulator		
Description Operation	The conte ACC ← [ı	a memory ents of the n]	to the accu specified o	 umulator lata memo	— ory are cop	— Died to the



HT48R062/HT48C062

MOV A,x	Move imn	nediate da	ta to the ad	cumulato	r	
Description	The 8-bit	data speci	fied by the	code is lo	aded into	the accu
Operation	$ACC \leftarrow x$					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
				_	—	—
MOV [m],A	Move the	accumulat	tor to data	memory		
Description			accumulate		ied to the s	specified
2000.1910.1	memories					speemea
Operation	[m] ←AC0	C				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			—	_	—	—
NOP	No operat	ion				
Description			ormed. Exe	ecution co	ntinues wi	ith the ne
Operation			Program			
Affected flag(s)	3					
0. /	ТО	PDF	OV	Z	AC	С
	_			_		
			I			
OR A,[m]	•		lator with d			
Description			ator and th al_OR oper			
Operation	ACC ← A	-				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			1			
OR A,x	Ū.		te data to			
Description			lator and th in the accu	•	ed data pe	erform a
Operation		CC "OR"				
Affected flag(s)	A00 (- A		~			
Alleeled liag(3)	ТО	PDF	OV	Z	AC	С
	_					_
ORM A,[m]	 Logical O	— R data me	mory with			
ORM A,[m] Description	Data in th	ne data m	mory with emory (on operation.	the accun e of the c	lata memo	,
	Data in the bitwise log	ne data m	emory (on operation.	the accun e of the c	lata memo	,
Description	Data in the bitwise log	ne data m gical_OR d	emory (on operation.	the accun e of the c	lata memo	,
Description Operation	Data in the bitwise log	ne data m gical_OR d	emory (on operation.	the accun e of the c	lata memo	,



HT48R062/HT48C062

RET	Return fro	m subrou	tine			
Description	The progr	am counte	er is restore	ed from th	e stack. Th	nis is a 2
Operation	Program (Counter ←	- Stack			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	—	_	—	_	—	_
RET A,x	Return an	d place in	nmediate d	ata in the	accumulat	or
Description	The progra fied 8-bit i		er is restore data.	d from the	stack and	the accu
Operation	Program (- Stack			
	$ACC \leftarrow x$					
Affected flag(s)	то	PDF	OV	Z	AC	С
	10			2		0
RETI	Return fro	m interrup	ot			
Description			er is restore enable mas			
Operation	Program (EMI ← 1	Counter ←	- Stack			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	—	_	_	_	_	_
RL [m]	Rotate da	ta memor	y left			
Description	The conte	nts of the s	specified d	ata memo	ry are rotat	ed 1 bit I
Operation	[m].(i+1) ∢ [m].0 ← [r		ı].i:bit i of th	ne data me	emory (i=0	~6)
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_					
RLA [m]	Rotate da	ta memor	y left and p	lace resul	t in the ac	cumulate
Description	Data in the	e specified	l data mem	ory is rota	ted 1 bit lef	ft with bit
	rotated re	sult in the	accumulat	or. The co	ontents of t	he data
Operation	ACC.(i+1) ACC.0 ←		m].i:bit i of	the data r	memory (i=	=0~6)
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			1	2		C



places the carry bit; the original carry flag is rotated into the peration $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0-6)[m].0 \leftarrow CC \leftarrow [m].7fected flag(s)\boxed{TO PDF OV Z AC C}_ _ _ _ _ _ _ _ _ _ \lor \checkmarkLCA [m]Rotate left through carry and place result in the accumulatocarry bit and the original carry flag is rotated into bit 0 positioin the accumulator but the contents of the data memory (i=0-6)ACC.0 \leftarrow CC \leftarrow [m].7$ fected flag(s) $\boxed{TO PDF OV Z AC C}$ $_ _ _ _ _ _ _ _ \lor \checkmark$ R [m]Rotate data memory right Rotate data memory right The contents of the specified data memory are rotated 1 bit in peration R [m]Rotate data memory right The contents of the specified data memory (i=0-6) $(m].7 \leftarrow [m].0$ fected flag(s) $\boxed{TO PDF OV Z AC C}$ $_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ $	RLC [m]	Rotate da	ita memor	y left throu	gh carry		
Implement	Description						
TOPDFOVZACCLCA [m]Rotate left through carry and place result in the accumulato bata in the specified data memory and the carry flag are rota carry bit and the original carry flag is rotated into bit 0 positio in the accumulator but the contents of the data memory (i=0-6) ACC.0 \leftarrow C C \leftarrow [m].7fected flag(s)TOPDFOVZACCR [m]Rotate data memory right The contents of the specified data memory (i=0-6) [m].7 \leftarrow [m].1; [m].1; bit i of the data memory (i=0-6) [m].7 \leftarrow [m].0Rf [m]Rotate data memory right The contents of the specified data memory (i=0-6) [m].7 \leftarrow [m].0Rf [m]Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with the rotated result in the accumulator. The contents of the data memory is rotated 1 bit right with the rotated result in the accumulator Data in the specified data memory is rotated 1 bit right with the rotated result in the accumulator. The contents of the data perationRC [m]Rotate right and place result in the active rule. The contents of the data memory is rotated 1 bit right with the rotated result in the accumulatorRA (m]Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with the rotated result in the accumulator. The contents of the data memory (i=0-6) ACC.7 \leftarrow [m].0RC [m]Rotate data memory right through carry right. Bit 0 replaces the carry bit; the original carry flag is ro right. Bit 0 replaces the carry b	Operation	[m].0 ← C	;	n].i:bit i of tl	ne data me	emory (i=0	0~6)
LCA [m] Rotate left through carry and place result in the accumulate escription Data in the specified data memory and the carry flag are rota carry bit and the original carry flag is rotated into bit 0 positive in the accumulator but the contents of the data memory representation ACC.(i+1) \leftarrow [m].(im].ibit i of the data memory (i=0-6) ACC.0 \leftarrow C \leftarrow [m].7 ffected flag(s) TO PDF OV Z AC C $(-$ [m].7 R [m] Rotate data memory right The contents of the specified data memory are rotated 1 bit r peration [m].i \leftarrow [m].(i+1); [m].i.bit i of the data memory (i=0-6) [m].7 \leftarrow [m].0 R [m] Rotate right and place result in the accumulator pata in the specified data memory is rotated 1 bit right with the rotated result in the accumulator Data in the specified data memory is rotated 1 bit right with the rotated result in the accumulator Data in the specified data memory is rotated 1 bit right with the rotated result in the accumulator. The contents of the data memory (i=0-6) ACC.7 \leftarrow [m].0 Rf [m] Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with the rotated result in the accumulator. The contents of the data memory (i=0-6) ACC.7 \leftarrow [m].0 ffected flag(s) TO PDF OV Z AC C $_$ $_$ $_$ $_$ $_$ $_$ $_$ $_$ $_$ $_$	Affected flag(s)						
LCA [m] Rotate left through carry and place result in the accumulato Data in the specified data memory and the carry flag are rota carry bit and the original carry flag is rotated into bit 0 positic in the accumulator but the contents of the data memory rent ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0-6) ACC.0 \leftarrow C \leftarrow [m].7 frected flag(s) TO PDF OV Z AC C R [m] Rotate data memory right The contents of the specified data memory are rotated 1 bit right iffected flag(s) TO PDF OV Z AC C [m] Rotate data memory right The contents of the specified data memory are rotated 1 bit right [m] Rotate data memory right The contents of the specified data memory (i=0-6) [m].7 \leftarrow [m].0 Fected flag(s) TO PDF OV Z AC C [m] Rotate right and place result in the accumulator Bata in the specified data memory is rotated 1 bit right with the rotated result in the accumulator. The contents of the data peration ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0-6) ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0-6) ACC.7 \leftarrow [m].0 Fected flag(s) TO <td></td> <td>ТО</td> <td>PDF</td> <td>OV</td> <td>Z</td> <td>AC</td> <td></td>		ТО	PDF	OV	Z	AC	
escriptionData in the specified data memory and the carry flag are rota carry bit and the original carry flag is rotated into bit 0 positio in the accumulator but the contents of the data memory rem ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7fected flag(s) TO PDFOVZAC C C C (—	—	—	
carry bit and the original carry flag is rotated into bit 0 position in the accumulator but the contents of the data memory remperationACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7ffected flag(s) \overline{TO} PDFOVZAC C C CImage: transform the contents of the specified data memory are rotated 1 bit right (m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow [m].0 R [m] Rotate data memory right The contents of the specified data memory are rotated 1 bit right (m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow [m].0 RA [m] Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with the rotated result in the accumulator. The contents of the data peration RA [m] Rotate right and place result in the data memory (i=0~6) [m].0 RA [m] Rotate right and place result in the accumulatorperationData in the specified data memory is rotated 1 bit right with the rotated result in the accumulator. The contents of the data peration RC [m] Rotate data memory right through carryffected flag(s) \overline{TO} PDF OV Z AC C $_$ $_$ RC [m] Rotate data memory right through carry right. Bit 0 replaces the carry bit; the original carry flag is ro perationThe contents of the specified data memory (i=0~6) [m].7 \leftarrow C C $(=], [=], [=], [=], [=], [=], [=], [=], [$	RLCA [m]	Rotate lef	t through	carry and p	lace resul	t in the ac	cumulato
ACC.0 \leftarrow C C \leftarrow [m].7 fected flag(s) TO PDF OV Z AC C	Description	carry bit a	nd the orig	ginal carry	flag is rota	ted into bit	t 0 positio
TOPDFOVZACC $ $ R [m]Rotate data memory rightrescriptionThe contents of the specified data memory are rotated 1 bit rightperation[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)[m].7 \leftarrow [m].0ffected flag(s)TOPDFOVZACC $ -$ RA [m]Rotate right and place result in the accumulatorescriptionData in the specified data memory is rotated 1 bit right with 1the rotated result in the accumulator. The contents of the dataperationACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)ACC.7 \leftarrow [m].0ffected flag(s)TOPDFOVZACC $ -$ RC [m]Rotate data memory right through carryThe contents of the specified data memory and the carry fright. Bit 0 replaces the carry bit; the original carry flag is rotperation[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)[m].7 \leftarrow CCC(m].0[m].0	Operation	ACC.0 ←	С	m].i:bit i of	the data r	nemory (i=	=0~6)
Image: constraint of the specified data memory right R [m] Rotate data memory right The contents of the specified data memory are rotated 1 bit right peration [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow [m].0 ffected flag(s) TO PDF OV Z AC C Image: constraint of the specified data memory is rotated 1 bit right with the rotated result in the accumulator Data in the specified data memory is rotated 1 bit right with the rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 RC [m] Rotate data memory right through carry RC [m] Rotate data memory right through carry Rc constraints of the specified data memory and the carry right. Bit 0 replaces the carry bit; the original carry flag is ro peration [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow C C [m].7 \leftarrow C C [m].0 [m].0	Affected flag(s)						
R [m] Rotate data memory right escription The contents of the specified data memory are rotated 1 bit right peration [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow [m].0 Iffected flag(s) TO PDF OV Z AC C		ТО	PDF	OV	Z	AC	С
escriptionThe contents of the specified data memory are rotated 1 bit rigperation $[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)[m].7 \leftarrow [m].0ffected flag(s)TOPDFOVZACC -<$			_	_	—	—	
peration $[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0-6)[m].7 \leftarrow [m].0Iffected flag(s)TOPDFOVZACCImage: Comparison of the specified flag(s)Rotate right and place result in the accumulatorRA [m]Rotate right and place result in the accumulatorBata in the specified data memory is rotated 1 bit right withthe rotated result in the accumulator. The contents of the dataperationACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)ACC.7 \leftarrow [m].0RC [m]Rotate data memory right through carryright. Bit 0 replaces the carry bit; the original carry flag is ro[m].7 \leftarrow CC \leftarrow [m].0Rected flag(s)[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)[m].7 \leftarrow CC \leftarrow [m].0$	RR [m]	Rotate da	ita memor	y right			
Image: The form of the specified data memory is rotated 1 bit right with the rotated result in the accumulator RA [m] Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with the rotated result in the accumulator. The contents of the data peration ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 Image: The contents of the specified data memory right through carry RC [m] Rotate data memory right through carry RC [m] Rotate data memory right through carry Image: The contents of the specified data memory (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0 Image: The contents of the specified data memory (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0 Image: The contents of the specified data memory (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0 Image: The content of the specified data memory (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0	Description	The conte	ents of the	specified d	ata memoi	ry are rotat	ted 1 bit r
TOPDFOVZACCRA [m]Rotate right and place result in the accumulatorescriptionData in the specified data memory is rotated 1 bit right with I the rotated result in the accumulator. The contents of the data ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0ffected flag(s)TOPDFOVZACCRC [m]Rotate data memory right through carry right. Bit 0 replaces the carry bit; the original carry flag is rot perationThe contents of the specified data memory (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0ffected flag(s)	Operation		- · · ·	ı].i:bit i of tl	ne data me	emory (i=0)~6)
RA [m] Rotate right and place result in the accumulator escription Data in the specified data memory is rotated 1 bit right with 1 the rotated result in the accumulator. The contents of the data peration ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 ffected flag(s) RC [m] Rotate data memory right through carry rescription Image: the contents of the specified data memory and the carry for right. Bit 0 replaces the carry bit; the original carry flag is rot peration [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0	Affected flag(s)						
escriptionData in the specified data memory is rotated 1 bit right with 1 the rotated result in the accumulator. The contents of the data ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0ffected flag(s)TOPDFOVZACC $ -$ RC [m]Rotate data memory right through carry right. Bit 0 replaces the carry bit; the original carry flag is rot perationImage: memory carry flag is rot model. The contents of the data memory (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0ffected flag(s)Fected flag(s)		то	PDF	OV	Z	AC	С
escriptionData in the specified data memory is rotated 1 bit right with 1 the rotated result in the accumulator. The contents of the data ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0ffected flag(s)TOPDFOVZACC $ -$ RC [m] Rotate data memory right through carry right. Bit 0 replaces the carry bit; the original carry flag is rot perationImage: Complex bit is in the accumulation of the data memory (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0ffected flag(s)[m].7 \leftarrow C C \leftarrow [m].0		_	_	—	—	—	_
the rotated result in the accumulator. The contents of the dataperationACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)ACC.7 \leftarrow [m].0ffected flag(s)TOPDFOVZACRC [m]Rotate data memory right through carryescriptionThe contents of the specified data memory and the carry fright. Bit 0 replaces the carry bit; the original carry flag is rolperation[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)[m].7 \leftarrow CC \leftarrow [m].0	RRA [m]	Rotate rig	ht and pla	ice result ir	n the accu	mulator	
ACC.7 \leftarrow [m].0 Iffected flag(s) TO PDF OV Z AC C - - - - - - RC [m] Rotate data memory right through carry escription The contents of the specified data memory and the carry firinght. Bit 0 replaces the carry bit; the original carry flag is rot peration [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0 ffected flag(s) [m].1	Description		•		•		-
TOPDFOVZACCRC [m]Rotate data memory right through carryescriptionThe contents of the specified data memory and the carry firight. Bit 0 replaces the carry bit; the original carry flag is rotperation[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)[m].7 \leftarrow CC \leftarrow [m].0ffected flag(s)[m].1	Operation	.,	,	; [m].i:bit i d	of the data	memory ((i=0~6)
RC [m] Rotate data memory right through carry escription The contents of the specified data memory and the carry fright. Bit 0 replaces the carry bit; the original carry flag is rot peration [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0	Affected flag(s)						
escription The contents of the specified data memory and the carry fright. Bit 0 replaces the carry bit; the original carry flag is rot [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0		ТО	PDF	OV	Z	AC	С
escription The contents of the specified data memory and the carry fright. Bit 0 replaces the carry bit; the original carry flag is rot [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0		_		—	—	—	
escription The contents of the specified data memory and the carry fright. Bit 0 replaces the carry bit; the original carry flag is romagnetic to $[m]$.i $\leftarrow [m]$.(i+1); $[m]$.i:bit i of the data memory (i=0~6) $[m]$.7 $\leftarrow C$ $C \leftarrow [m]$.0	RRC [m]	Rotate da	ita memor	y right thro	ugh carry		
peration $[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ $[m].7 \leftarrow C$ $C \leftarrow [m].0$	Description					ory and th	ne carry
$[m].7 \leftarrow C$ $C \leftarrow [m].0$ ffected flag(s)		right. Bit () replaces	the carry b	pit; the orig	ginal carry	flag is ro
ffected flag(s)	Operation	[m].7 ← C)	ı].i:bit i of tl	ne data me	emory (i=0)~6)
	Affected flag(s)	O v [m].c	•				
TO PDF OV Z AC C		ТО	PDF	OV	Z	AC	С
		_		_			



RRCA [m]	Rotate rio	ht through	carry and	nlaca ras	ult in the a	ccumulat
Description	-	•	-		he carry fla	
Description	the carry l	oit and the	original ca	rry flag is	rotated into of the data	o the bit 7
Operation	ACC.i ← ACC.7 ← C ← [m].0	C	m].i:bit i of	the data i	memory (i=	0~6)
Affected flag(s)	0 ([].(
	то	PDF	OV	Z	AC	С
	_			_		\checkmark
SBC A,[m]	Subtract of	lata memo	ory and car	ry from th	e accumul	ator
Description					ory and the e result in t	
Operation	$ACC \leftarrow A$	CC+[m]+0	;			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_	\checkmark	\checkmark	\checkmark	\checkmark
SBCM A,[m]	Subtract	lata momo	ny and car	ry from th	e accumul	ator
Description			•	•	bry and the	
Description			•		e result in t	
Operation	[m] ← AC	C+[m]+C				
Affected flag(s)						
0()	ТО	PDF	OV	Z	AC	С
	_		\checkmark	\checkmark	\checkmark	
					11	
SDZ [m]			ata memor	-		
Description	instruction instruction	n is skippe n executior	d. If the res	sult is 0, th ded and a	ry are decr le following dummy cyo the next ins	instructi cle is repl
Operation	Skip if ([m	n]–1)=0, [m	n] ← ([m]–1)		
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_		—	—	—	
SDZA [m]	Decreme	nt data me	mory and	place resu	ılt in ACC,	skip if 0
Description			•		ry are decr	
	unchange execution	d. If the re , is discard	sult is 0, the	e following dummy cy	d in the acc g instruction cle is repla nstruction (n, fetcheo Iced to ge
Operation	Skip if ([m	n]–1)=0, A	CC ← ([m]·	-1)		
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	_]	_]	
	L	1				



SET [m] Description Operation	Set data r Each bit c [m] ← FFI	of the spec	ified data	memory is	set to 1.		
Affected flag(s)	то	PDF	OV	Z	AC	С	
			_	_	_		
SET [m]. i	Set bit of	data mem	ory				
Description	Bit i of the	specified	data mem	nory is set	to 1.		
Operation	[m].i ← 1						
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	-
			—			_	
SIZ [m]	Skip if inc	rement da	ta memor	y is 0			
Description	lowing ins dummy cy	struction, f	etched du aced to ge	ring the c	urrent inst	truction ex	by 1. If the result is 0, the fol- cecution, is discarded and a les). Otherwise proceed with
Operation	Skip if ([m	ı]+1)=0, [m	n] ← ([m]+	1)			
Affected flag(s)							-
	то	PDF	OV	Z	AC	С	
						_	
SIZA [m]	Increment	t data mer	nory and p	lace resul	t in ACC, s	skip if 0	
Description	instructior mains und struction	n is skippe changed. I execution	ed and the f the result , is discar	result is s is 0, the fo ded and	stored in t ollowing in a dummy	he accumi struction, f cycle is	by 1. If the result is 0, the next ulator. The data memory re- fetched during the current in- replaced to get the proper uction (1 cycle).
Operation	Skip if ([m]+1)=0, A	CC ← ([m]	+1)			
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		—	—	—	—	—	
SNZ [m].i	Skip if bit	i of the da	ta memory	/ is not 0			
Description	Skip if bit i of the data memory is not 0 If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data memory is not 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other- wise proceed with the next instruction (1 cycle).						
Operation	Skip if [m]	.i≠0					
Affected flag(s)							~
	ТО	PDF	OV	Z	AC	С	
						_	



SUB A,[m]	Subtract	data memo	ory from th	e accumu	lator		
Description	The specified data memory is subtracted from the contents of the accumulator, leaving the result in the accumulator.						
Operation	$ACC \leftarrow A$.CC+[m]+1					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_	\checkmark	\checkmark		\checkmark	
SUBM A,[m]	Subtract	data memo	ory from th	e accumu	lator		
Description		ified data n he data me		subtracted	from the c	contents of	f the accumulator, leaving th
Operation	$[m] \leftarrow AC$	C+[m]+1					
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	
			\checkmark	\checkmark	\checkmark	\checkmark	
SUB A,x	Subtract i	mmediate	data from	the accun	nulator		
Description			specified I It in the ac			cted from t	he contents of the accumula
Operation	$ACC \leftarrow A$	CC+x+1					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
			\checkmark	\checkmark	\checkmark	\checkmark	
SWAP [m]	Swap nib	bles within	the data r	nemory			
Description		order and h	-	nibbles of	the specifi	ied data m	nemory (1 of the data memo
Operation		.0 ↔ [m].7					
Affected flag(s)							
3(1)	то	PDF	OV	Z	AC	С	
SWAPA [m]	Swap dat	a memorv	and place	result in t	he accumi	ulator	
Description	The low-c	order and h	igh-order r	hibbles of t	he specifie	ed data me	emory are interchanged, wri nemory remain unchanged.
Operation		CC.0 ← [n CC.4 ← [n					
Affected flag(s)		-					
	то	PDF	OV	Z	AC	С	
]



SZ [m]	Skip if da	ta memory	is 0					
Description	the curre	nt instructio	on executio	on, is disc	arded and	a dummy	ng instruction, fetched during / cycle is replaced to get the xt instruction (1 cycle).	
Operation	Skip if [m]=0						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С	-	
		—	—	_	—	—		
SZA [m]	Move dat	a memory	to ACC, sł	kip if 0				
Description	0, the foll and a dur	owing instr	uction, fet s replaced	ched durir I to get the	ng the curr	ent instru	accumulator. If the contents is ction execution, is discarded 2 cycles). Otherwise proceed	
Operation	Skip if [m]=0						
Affected flag(s)							1	
	ТО	PDF	OV	Z	AC	С		
		—	—	_	—	—		
SZ [m].i	Skip if bit	i of the dat	a memory	r is 0				
Description	instructio	•	, is discard	ded and a	dummy cy	cle is repla	on, fetched during the current aced to get the proper instruc- 1 cycle).	
Operation	Skip if [m].i=0						
Affected flag(s)							1	
	ТО	PDF	OV	Z	AC	С		
	_	—	—	—	—	—		
TABRDC [m]	Move the	ROM code	e (current j	page) to T	BLH and c	data memo	ory	
Description		•			,	•	able pointer (TBLP) is moved o TBLH directly.	
Operation		OM code (lo ROM code	• /	e)				
Affected flag(s)							1	
	то	PDF	OV	Z	AC	С		
		—	—	_	—	—		
TABRDL [m]		ROM code						
Description		oyte of RON memory an				•	e pointer (TBLP) is moved to ctly.	
Operation		OM code (lo ROM code	• •	e)				
Affected flag(s)							1	
	ТО	PDF	OV	Z	AC	С		
		_						



HT48R062/HT48C062


XOR A,[m]	Logical XOR accumulator with data memory						
Description	Data in the accumulator and the indicated data memory perform a bitwise logical E sive_OR operation and the result is stored in the accumulator.						
Operation	$ACC \leftarrow A$	CC "XOR	" [m]				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_		—	\checkmark		_	
XORM A,[m]	Logical X	OR data n	nemory wit	h the accu	ımulator		
Description			d data me The result	5		•	
Operation	[m] ← AC	C "XOR"	[m]				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_	—	—	\checkmark		_	
XOR A,x	Logical X	OR immed	liate data t	the accu	umulator		
Description			ator and th s stored in	•	•		
Operation	$ACC \leftarrow A$	CC "XOR	″ x				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	

 $\sqrt{}$



Package Information


16-pin DIP (300mil) Outline Dimensions



Symbol		Dimensions in mil	
Symbol	Min.	Nom.	Max.
А	745	_	775
В	240	_	260
С	125	_	135
D	125	_	145
E	16	_	20
F	50	_	70
G	_	100	
Н	295	—	315
I	335	_	375
α	0°		15°



16-pin NSOP (150mil) Outline Dimensions






Symbol		Dimensions in mil							
Symbol	Min.	Nom.	Max.						
А	228	_	244						
В	149	_	157						
С	14		20						
C'	386	_	394						
D	53	_	69						
E	_	50	_						
F	4		10						
G	22	_	28						
Н	4	_	12						
α	0°	_	10°						



Product Tape and Reel Specifications

Reel Dimensions




SOP 16N (150mil)

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13+0.5 _0.2
D	Key Slit Width	2±0.5
T1	Space Between Flange	16.8+0.3 0.2
T2	Reel Thickness	22.2±0.2



Carrier Tape Dimensions



SOP 16N (150mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	16±0.3
Р	Cavity Pitch	8±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	7.5±0.1
D	Perforation Diameter	1.55+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4±0.1
P1	Cavity to Perforation (Length Direction)	2±0.1
A0	Cavity Length	6.5±0.1
В0	Cavity Width	10.3±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	13.3



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen, China 518057 Tel: 0755-8616-9908, 8616-9308 Fax: 0755-8616-9533

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office) 709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 028-6653-6590 Fax: 028-6653-6591

Holmate Semiconductor, Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2006 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.