

## LP3994 50mA CMOS Voltage Regulator with Enable Control **General Description**

The LP3994 regulator provides 1.5V and 1.8V outputs options at up to 50mA load current. The LP3994 provides an accurate output voltage with low quiescent current at full current. Good noise performance is obtained without a noise bypass capacitor. The low guiescent current in operation can be reduced to virtually zero when the device is disabled via a logic signal to the enable input. In conjuction with small space saving capacitors, the small package size of the microSMD devices results in a regulator solution with a very small footprint for any given application.

The LP3994 is suitable for general use within the range of portable, battery-powered equipment and voltage options other than 1.5V and 1.8V can be made available.

The LP3994 also features short-circuit and thermalshutdown protection.

Performance is specified for a -40°C to 125°C temperature range.

This device is available with output voltages of 1.5V and 1.8V in both microSMD and LLP packages. Other voltages and alternative packages may be made available, please contact your local NSC sales office.

### Features

- 4 Pin MicroSMD Package/ 6 Pin LLP
- No Noise Bypass Capacitor Required
- Logic Controlled Enable
- Stable with Low ESR Ceramic Capacitors
- Fast turn on time
- Thermal-Overload and Short Circuit Protection

## **Key Specifications**

- Input Voltage Range Output Voltage Range
- Output Current
- Noise Figure
- PSRR
- Fast Startup
  - Output Capacitor
  - Virtually Zero I<sub>Q</sub>(Disabled)


## Package

Tiny 4 Pin micro SMD 6 pin LLP

1mm by 1mm by 0.6m SOT23 footprint

## Applications

- Bluetooth Devices
- Battery Powered Devices
- Portable Information Appliances



August 2004

2.5 to 5.5V

1.5 to 3.3V

 $95\mu V_{RMS}$ 

0.001µA

1µF Low ESR

50mA

70dB


10µs

## **Pin Descriptions**

#### Packages micro SMD-4 and LLP-6

Pin No micro SMD	Pin No LLP	Symbol	Name and Function
A1	5	$V_{EN}$	Enable Input; Enables the Regulator when $\ge 1.2V$ Disables the Regulator when $\le 0.4V$
B1	2	GND	Common Ground
B2	1	V <sub>OUT</sub>	Voltage output. A 1.0µF Low ESR Capacitor should be connected to this Pin. Connect this output to the load circuit.
A2	6	V <sub>IN</sub>	Voltage Supply Input. A 1.0µF capacitor should be connected at this input.
	3		No Connection. Do not connect to any other device pins.
	4		No Connection. Do not connect to any other device pins.
	pad		Connect to ground for good thermal operation.

## **Connection Diagrams**



LP3994

## **Ordering Information**

### For micro SMD Package

Output Voltage (V)	Grade	LP3994 Supplied as 1000 Units, Tape and Reel	LP3994 Supplied as 3000 Units, Tape and Reel	
1.5	STD	LP3994TL-1.5	LP3994TLX-1.5	
1.8	STD	LP3994TL-1.8	LP3994TLX-1.8	

#### For microSMD Package (Lead Free)

Output Voltage (V)	Grade	LP3994 Supplied as 1000 Units, Tape and Reel	LP3994 Supplied as 3000 Units, Tape and Reel
1.5	STD	LP3994TL-1.5NOPB	LP3994TLX-1.5NOPB
1.8	STD	LP3994TL-1.8NOPB	LP3994TLX-1.8NOPB

#### For LLP Package

Output Voltage (V)	Grade	LP3994 Supplied as 1000 Units, Tape and Reel	LP3994 Supplied as 3000 Units, Tape and Reel	Package Marking	
1.5	STD	LP3994LD-1.5	LP3994LDX-1.5	L028B	
1.8	STD	LP3994LD-1.8	LP3994LDX-1.8	L029B	

## **Absolute Maximum Ratings**

#### (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Input Voltage	-0.3 to 6.5V
Output Voltage	-0.3 to (V <sub>IN</sub> + 0.3V) to
	6.5V (max)
Enable Input Voltage	-0.3 to (V <sub>IN</sub> + 0.3V) to
	6.5V (max)
Junction Temperature	150°C
Lead Temp.	
microSMD	260°C
LLP	235°C
Storage Temperature	-65 to 150°C
Continuous Power	
Dissipation(Note 3)	Internally Limited

#### ESD Rating (Note 4) Human Body Model 2KV Machine Model 200V

## Operating Conditions(Notes 1, 2)

Input Voltage	2.5 to 5.5V
Enable Input Voltage	0 to (V <sub>IN</sub> + 0.3V)
Junction Temperature (T <sub>J</sub> ) Range	-40°C to 125°C
Ambient Temperature (T <sub>A</sub> ) Range	
(Note 5)	-40 to 85°C

## **Thermal Properties**

Junction to Ambient Therma	I Resistance(Note 6)
$\theta_{JA}$ microSMD package	220°C/W

OJA MICIOSIVID Package	220 0/00
$\theta_{JA}$ LLP package	88°C/W

## Electrical Characteristics(Notes 2, 7)

Unless otherwise noted,  $V_{EN} = 1.2$ ,  $V_{IN} = V_{OUT} + 1.0V$ ,  $C_{IN} = 1 \ \mu\text{F}$ ,  $I_{OUT} = 1 \ \mu\text{F}$ . Typical values and limits appearing in normal type apply for  $T_J = 25^{\circ}\text{C}$ . Limits appearing in **boldface** type apply over the full temperature range for operation, -40 to +125^{\circ}\text{C}. (Notes 13, 14)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
Device Out	put: V <sub>OUT</sub> ≤ 1.8V	· ·					
V <sub>IN</sub>	Input Voltage			2.5		5.5	V
	Output Voltage Tolerance	Over full line a	-60		+60	mV	
$\Delta V_{OUT}$	Line Regulation Error	$V_{IN} = (V_{OUT(NOM)} + 1.0V)$ to 5.5V, $I_{OUT} = 1mA$			0.005	0.07	%/V
	Load Regulation Error	I <sub>OUT</sub> = 1mA to	50mA		100	400	μV/mA
l <sub>Q</sub>	Quiescent Current	microSMD:	I <sub>OUT</sub> = 0mA		15	35	
			I <sub>OUT</sub> = 50mA		22	50	1
		LLP:	I <sub>OUT</sub> = 0mA		15	40	μΑ
			I <sub>OUT</sub> = 50mA		25	65	1
	Quiescent Current(Disabled)	$V_{EN} = 0.4V$			0.001	1.5	1
Device Out	put: V <sub>OUT</sub> > 1.8V						•
V <sub>IN</sub>	Input Voltage			2.5		5.5	V
ΔV <sub>OUT</sub>	Output Voltage Tolerance	Over full line a	-90		+90	mV	
	Line Regulation Error	$V_{IN} = (V_{OUT(NOM)} + 1.0V) \text{ to } 5.5V,$ $I_{OUT} = 1\text{mA}$			0.005	0.1	%/V
	Load Regulation Error	I <sub>OUT</sub> = 1mA to 50mA			100	500	μV/mA
	Dropout Voltage	$I_{OUT} = 1$ mA			1.5	4.5	- mV
	(where applicable)	$I_{OUT} = 50 \text{mA}$			75	140	
l <sub>Q</sub>	Quiescent Current	microSMD:	I <sub>OUT</sub> = 0mA		18	50	
			I <sub>OUT</sub> = 50mA		22	60	μΑ
		LLP:	I <sub>OUT</sub> = 0mA		20	55	
			I <sub>OUT</sub> = 50mA		22	65	
	Quiescent Current(Disabled)	$V_{EN} = 0.4V$			0.001	1.5	1
Full V <sub>OUT</sub> R	ANGE	•					•
ILOAD	Load Current	(Notes 8, 9)		0			μA
	Short Circuit Current Limit	(Note 12)				235	mA

### Electrical Characteristics (Notes 2, 7) (Continued)

Unless otherwise noted,  $V_{EN} = 1.2$ ,  $V_{IN} = V_{OUT} + 1.0V$ ,  $C_{IN} = 1 \ \mu$ F,  $I_{OUT} = 1 \ m$ A,  $C_{OUT} = 1 \ \mu$ F. Typical values and limits appearing in normal type apply for  $T_J = 25^{\circ}$ C. Limits appearing in **boldface** type apply over the full temperature range for operation, -40 to +125^{\circ}C. (Notes 13, 14)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
PSRR	Power Supply Rejection Ratio	$f = 100Hz$ , $I_{OUT} = 1mA$ to 50mA		70			
		$f = 50$ kHz, $I_{OUT} = 1$ mA to 50mA		30			
		f = 1MHz, I <sub>OUT</sub> = 1mA		50		dB	
		f = 1MHz, I <sub>OUT</sub> = 50mA		40		1	
En	Output noise Voltage (Note 9)	BW = 100Hz to 100kHz,		95			
		$V_{IN} = 4.2V, I_{OUT} = 1mA$				μV <sub>RMS</sub>	
T <sub>SHUTDOWN</sub>	Thermal Shutdown Temperature			160		- °C	
	Thermal Shutdown Hysteresis			20			
Enable Cont	trol Characteristics						
I <sub>EN</sub>	Maximum Input Current at	$V_{EN} = 0.0V$ and $V_{IN} = 5.5V$		0.015		μA	
	V <sub>EN</sub> Input			0.015	0.015		
V <sub>IL</sub>	Low Input Threshold	V <sub>IN</sub> = 2.5V to 5.5V			0.4	V	
V <sub>IH</sub>	High Input Threshold	V <sub>IN</sub> = 2.5V to 5.5V	1.2			V	
Timing Cha	racteristics						
T <sub>ON1</sub>	Turn On Time (Note 9)	10 to 90% of V <sub>OUT(NOM)</sub> (Note 10)		10	20		
T <sub>ON2</sub>	]	To 95% Level (Note 11)		35	100	μS	
Transient	Line Transient Response IoVOUT	Figure 1 (Note 9)			20		
Response	Load Transient Response	Figure 2 (Note 9)			70	mV	

Note 1: Absolute Maximum Ratings are limits beyond which damage can occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All Voltages are with respect to the potential at the GND pin.

Note 3: Internal thermal shutdown circuitry protects the device from permanent damage

**Note 4:** The human body is 100pF discharge through 1.5kW resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin. **Note 5:** In applications where high power dissipation and/or poor thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature ( $T_{A(max)}$ ) is dependant on the maximum operating junction temperature ( $T_{J(max-op)}$ ), the maximum power dissipation ( $P_{D(max)}$ ), and the junction to ambient thermal resistance in the application ( $\theta_{JA}$ ). This relationship is given by :-

$$T_{A(max)} = T_{J(max-op)} - (P_{D(max)} \times \theta_{JA})$$

See Applications section.

Note 6: Junction to ambient thermal resistance is highly application and board layout dependent. In applications where high maximum power dissipation exists, the thermal dissipation issues should be addressed in the board layout design.

Note 7: Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.

Note 8: The device maintains the regulated output voltage without the load.

Note 9: This electrical specification is guaranteed by design.

Note 10: Time for  $V_{OUT}$  to rise from 10 to 90% of  $V_{OUT(nom)}.$ 

Note 11: Time from  $V_{EN}$  = 1.2V to  $V_{OUT}$  = 95%( $V_{OUT(nom)}$ ).

Note 12: Short circuit current is measured on the input supply line at the point when the short circuit condition reduces the output voltage to 95% of its nominal value. Note 13: C<sub>IN</sub>, and C<sub>OUT</sub>: Low ESR surface mont devices used in setting electrical characteristics.

Note 14: All limits are guaranteed. All electrical characteristics having room-temperature limits are tested during production at  $T_J = 25^{\circ}C$  or correlated using Statistical Quality Control methods. Operation over the temperature specification is guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

## **Output Capacitor, Recommended Specifications**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Co	Output Capacitor	Capacitance(Note 15)		1.0		μF
		ESR		5	500	mΩ

Note 15: The capacitor tolerance should be ±30% or better over the full temperature range. The full range of operating conditions for the capacitor in the application should be considered during device selection to ensure this minimum capacitance specification is met. X7R capacitor types are recommended to meet the full device temperature range, however X5R, Y5V, and Z5U types may be used with careful consideration of the application and its operating conditions. (See Capacitor Sections in Application Hints.)

LP3994

## **Transient Test Conditions**




FIGURE 1. Line Transient Response Requirement.






FIGURE 2. Load Transient Response Requirement.


**Typical Performance Characteristics.** Unless otherwise specified,  $C_{IN} = C_{OUT} = 1.0 \ \mu\text{F}$  Ceramic,  $V_{IN} = V_{OUT} + 1.0V$ ,  $T_A = 25^{\circ}\text{C}$ ,  $V_{EN}$  pin is tied to  $V_{IN}$ .

LP3994








Ground Current vs V<sub>IN</sub>,  $I_{LOAD} = 1mA$ 



Line Transient Response








20046515





# LP3994

## **Application Hints**

#### **EXTERNAL CAPACITORS**

In common with most regulators, the LP3994 requires external capacitors for regulator stability. The LP3994 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance and to ensure that their value remains within specification over the full operating range.

#### **INPUT CAPACITOR**

An input capacitor is required for optimum operation and to ensure stability within the range of specified transient conditions. It is recommended that a  $1.0\mu$ F capacitor be connected between the LP3994 input pin and ground (this capacitance value may be increased without limit).

This capacitor must be located a distance of not more than 1cm from the input pin and returned to a clean analogue ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

**Important:** Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be guaranteed by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the ESR (Equivalent Series Resistance) on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will remain  $\approx 1.0 \mu F$  over the entire operating temperature range.

#### OUTPUT CAPACITOR

Correct selection of the output capacitor is essential to ensure stable operation in the intended application.

The output capacitor must meet all the requirements specified in the recommended capacitor table over all conditions in the application. These conditions include DC-Bias, frequency and temperature. Unstable operation may result if the capacitance drops below the minimum specified value. (See the Capacitor Characteristics section).

The LP3994 is designed specifically to work with very small ceramic output capacitors. A  $1.0\mu F$  ceramic capacitor (type X7R) with ESR between  $5m\Omega$  to  $500m\Omega$ , is suitable in the LP3994 application circuit. X5R type capacitors may be used but have a narrower temperature range. With these capacitors and others types (Y5V, Z6U) that may be used, selection of the capacitor for any application is dependent on the range of operating conditions and temperature range for that application. (see section on Capacitor Characteristics).

It may also be possible to use tantalum or film capacitors at the device output,  $C_{OUT}$  (or  $V_{OUT}$ ), but these are not as attractive for reasons of size and cost (see the section Capacitor Characteristics).

It is also recommended that the output capacitor be placed within 1cm from the output pin and returned to a clean ground line.

#### NO-LOAD STABILITY

The LP3994 will remain stable and in regulation with no external load. This is an important consideration in some circuits, for example CMOS RAM keep-alive applications.

#### CAPACITOR CHARACTERISTICS

The LP3994 is designed to work with ceramic capacitors on the input and output to take advantage of the benefits they offer. For capacitance values around the 1µF value, ceramic capacitors give the circuit designer the best design options in terms of low cost and minimal area. Ceramic capacitors have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 1µF ceramic capacitor is in the range of 20m $\Omega$  to 40m $\Omega$ , which easily meets the ESR requirement for stability for the LP3994.

For both input and output capacitors careful interpretation of the capacitor specification is required to ensure correct device operation. The capacitor value can change greatly dependant on the conditions of operation and capacitor type.

In particular the output capacitor selection should take account of all the capacitor parameters to ensure that the specification is met within the application. Capacitance value can vary with DC bias conditions as well as temperature and frequency of operation. Capacitor values will also show some decrease over time due to aging. The capacitor parameters are also dependant on the particular case size with smaller sizes giving poorer performance figures in general. A study of manufacturers data on 0402 case size capacitors shows that these devices may drop below the minimum specified capacitance due to DC-Bias conditions in conjunction with other parameters such as temperature and are thus not recommended for use.

The temperature performance of ceramic capacitors varies by type. Capacitor type X7R is specified with a tolerance of  $\pm 15\%$  over the temperature range -55°C to  $\pm 125^{\circ}$ C. The X5R has a similar tolerance over the reduced temperature range of -55°C to  $\pm 85^{\circ}$ C. Most large value ceramic capacitors ( $\geq 2.2\mu$ F) are manufactured with Z5U or Y5V temperature characteristics, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C. Therefore X7R is recommended over these other capacitor types in applications where the temperature will change significantly above or below 25°C.

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the  $1\mu$ F to  $4.7\mu$ F range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.


## Application Hints (Continued)


#### ENABLE

The LP3994 features an active high Enable pin,  $V_{\rm EN},$  which turns the device on when pulled high. When not enabled the regulator output is off and the device typically consumes 1nA.

If the application does not require the Enable switching feature, the V<sub>EN</sub> pin should be tied to V<sub>IN</sub> to keep the regulator output permanently on.

To ensure proper operation, the signal source used to drive the V<sub>EN</sub> input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under V<sub>IL</sub> and V<sub>IH</sub>.





#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.