

# LM27965 Dual Display White LED Driver with I2C Compatible Brightness Control

# **General Description**

The LM27965 is a highly integrated charge-pump-based dual-display LED driver. The device can drive up to 9 LEDs in parallel with a total output current of 180mA. Regulated internal current sinks deliver excellent current and brightness matching in all LEDs.

The LED driver current sinks are split into three independently controlled groups. The primary group can beconfigurabled with 4 or 5 LEDs, for backlighting a larger main display and the second group can be configured with 2 or 3 LEDs, for backlighing a smaller secondary display. An additional, independently controlled led driver is provided for driving an indicator or general purpose LED. The LM27965 has an I<sup>2</sup>C compatible interface that allows the user to independently control the brightness on each bank of LEDs.

The device provides excellent efficiency without the use of an inductor by operating the charge pump in a gain of 3/2, or in Pass-Mode. The proper gain for maintaining current regulation is chosen based on LED forward voltage, so that efficiency is maximized over the input voltage range.

The LM27965 is available in National's small 24-pin Leadless Leadframe Package (LLP-24).


#### **Features**

- 91% Peak LED Drive Efficiency
- No Inductor Required
- 0.3% Current Matching
- Drives LEDs with up to 30mA per LED
- 180mA of total drive current
- I<sup>2</sup>C Compatible Brightness Control Interface
- Adaptive 1x 3/2x Charge Pump
- Resistor-Programmable Current Settings
- External Chip RESET Pin
- Extended Li-Ion Input: 2.7V to 5.5V
- Small low profile industry standard leadless package, LLP 24: (4mm x 4mm x 0.8mm)
- 25mm<sup>2</sup> total solution size
- Two I<sup>2</sup>C Compatible Chip Address Options: 0x36 for LM27965SQ and 0x38 for LM27965SQ-M

# **Applications**

- Mobile Phone Display Lighting
- PDA Backlighting
- General LED Lighting


# **Typical Application Circuit**



20155001

# **Connection Diagram**

# 24 Pin Quad LLP Package NS Package Number SQA24A



**Note:** The actual physical placement of the package marking will vary from part to part. The package marking "XX" designates the fab location. "YY" is a NSC internal date code and "ZZ" is Lot Code for die traceability. All three will vary considerably. "L27965S (Address 0x36)" or "27965M (Address 0x38)" identifies the device (part number, option, etc.).

20155002

# **Pin Descriptions**

Pin #s	Pin Names	Pin Descriptions		
24	V <sub>IN</sub>	Input voltage. Input range: 2.7V to 5.5V.		
23	P <sub>OUT</sub>	Charge Pump Output Voltage		
19, 22 (C1)	C1, C2	Flying Capacitor Connections		
20, 21 (C2)				
12, 13, 14, 15, 16	D5A, D4A, D3A, D2A,	LED Drivers - GroupA		
	D1A			
4, 5, 6	D1B, D2B, D3B	LED Drivers - GroupB		
3	D1C	LED Driver - Indicator LED		
17	I <sub>SET</sub>	Placing a resistor ( $R_{SET}$ ) between this pin and GND sets the full-scale LED current for DxA,		
		DxB, and D1C LEDs.		
		Full-Scale LED Current = 200 × (1.25V ÷ R <sub>SET</sub> )		
1	SCL	Serial Clock Pin		
2	SDIO	Serial Data Input/Output Pin		
7	VIO	Serial Bus Voltage Level Pin		
10	RESET	Harware Reset Pin. High = Normal Operation, Low = RESET		
9, 18, DAP	GND	Ground		
8, 11	NC	No Connect		

# **Ordering Information**

Order Information	I <sup>2</sup> C Compatible Chip Address	Package	Supplied As	
LM27965SQ 0x36			1000 Units, Tape & Reel	
LM27965SQX	0x36	SQA24 LLP	4500 Units, Tape & Reel	
LM27965SQ-M	0x38	SQA24 LLP	1000 Units, Tape & Reel	
LM27965SQX-M	0x38		4500 Units, Tape & Reel	

# **Absolute Maximum Ratings** (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{lll} \text{V}_{\text{IN}} \text{ pin voltage} & -0.3 \text{V to } 6.0 \text{V} \\ \text{SCL, SDIO, VIO,} & -0.3 \text{V to } (\text{V}_{\text{IN}} + 0.3 \text{V}) \\ \text{RESET pin voltages} & \text{w/ } 6.0 \text{V max} \\ \text{I}_{\text{Dxx}} \text{ Pin Voltages} & -0.3 \text{V to } (\text{V}_{\text{POUT}} + 0.3 \text{V}) \\ & & \text{w/ } 6.0 \text{V max} \end{array}$ 

11, 0.01 max

Continuous Power Dissipation

Internally Limited

2.0kV

(Note 3)

Junction Temperature (T<sub>J-MAX</sub>) 150°C Storage Temperature Range -65°C to +150° C Maximum Lead Temperature (Note 4)

(Soldering)

ESD Rating(Note 5) Human Body Model **Operating Rating** 

(Notes 1, 2)

# **Thermal Properties**

Junction-to-Ambient Thermal 41.3°C/W Resistance ( $\theta_{JA}$ ), SQA24A Package (Note 7)


**ESD Caution Notice** National Semiconductor recommends that all integrated circuits be handled with appropriate ESD precautions. Failure to observe proper ESD handling techniques can result in damage to the device.

#### **Electrical Characteristics** (Notes 2, 8)

Limits in standard typeface are for  $T_J = 25$ °C, and limits in boldface type apply over the full operating temperature range. Unless otherwise specified:  $V_{IN} = 3.6V$ ;  $V_{\overline{RESET}} = V_{IN}$ ;  $V_{IN} = 1.8V$   $V_{DxA} = V_{DxB} = V_{DxC} = 0.4V$ ;  $R_{SET} = 12.7k\Omega$ ;  $R_{SET} = 12.$ 

Symbol	Parameter	Conditio	n	Min	Тур	Max	Units
	Output Current Regulation BankA or BankB Enabled	$3.0V \le V_{IN} \le 5.5V$ ENA = '1' or ENB = '1' and ENC= '0'		18.2 (-9.5%)	20.1	22.0 (+9.5%)	mA (%)
	Output Current Regulation BankC Enabled	$3.0V \le V_{IN} \le 5.5V$ ENC = '1' and ENA = ENB= '0'		19.2 (-7.7%)	20.8	22.4 (+7.7%)	mA (%)
I <sub>Dxx</sub>	Maximum Diode Current per Dxx Output(Note 10)	R <sub>SET</sub> = 8.33kΩ			30		mA
'Dxx	Output Current Regulation				20 DxA		mA
	BankA, BankB, and BankC Enabled (Note 10)	$3.2V \le V_{IN} \le 5.5V$ $V_{LED} = 3.6V$			20 DxB		
					20 DxC		
I <sub>Dxx-MATCH</sub>	LED Current Matching(Note 11)	$3.0V \le V_{IN} \le 5.5V$	BankA		0.3	1.7	%
DAX-WATOTI	, , , , , , , , , , , , , , , , , , ,	Вапкв			0.3	1.4	
R <sub>OUT</sub>	Open-Loop Charge Pump Output Resistance	Gain = 3/2			2.75		Ω
V <sub>DxTH</sub>	V <sub>Dxx</sub> 1x to 3/2x Gain Transition Threshold	Gain = 1 $V_{DxA} \text{ and/or } V_{DxB} \text{ Falling}$ $R_{SET} = 16.9 k\Omega$			175		mV
$V_{HR}$	Current sink Headroom Voltage Requirement (Note 12)	$I_{Dxx} = 95\% \times I_{Dxx} \text{ (nom.)}$ $(I_{Dxx} \text{ (nom)} \approx 15\text{mA})$ $R_{SET} = 16.9\text{k}Ω$			110		mV
I <sub>Q</sub>	Quiescent Supply Current	Gain = 1.5x, No Load			2.90	3.32	mA
I <sub>SD</sub>	Shutdown Supply Current	All ENx bits = "0"			3.4	5.4	μΑ
V <sub>SET</sub>	I <sub>SET</sub> Pin Voltage	2.7V ≤ V <sub>IN</sub> ≤ 5.5V			1.25		٧
I <sub>DxA-B-C /</sub> I <sub>SET</sub>	Output Current to Current Set Ratio BankA, BankB, BankC				200		
f <sub>SW</sub>	Switching Frequency			0.89	1.27	1.57	MHz
t <sub>START</sub>	Start-up Time	P <sub>OUT</sub> = 90% steady state			250		μs
f <sub>PWM</sub>	Internal Diode Current PWM Frequency				20		kHz

Symbol	Parameter	Condition		Min	Тур	Max	Units
			Reset	0		0.45	
V <sub>RESET</sub>	Reset Voltage Thresholds	$2.7V \le V_{\rm IN} \le 5.5V$	Normal Operation	1.2		V <sub>IN</sub>	V
I <sup>2</sup> C Compa	atible Interface Voltage Specification	ns (SCL, SDIO, VIO)	•				
V <sub>IO</sub>	Serial Bus Voltage Level	$2.7V \le V_{IN} \le 5.5V$ (Not	e 13)	1.4		V <sub>IN</sub>	٧
V <sub>IL</sub>	Input Logic Low "0"	2.7V ≤ V <sub>IN</sub> ≤ 5.5V, VIO= 3.0V		0		0.3 × V <sub>IO</sub>	٧
V <sub>IH</sub>	Input Logic High "1"	$2.7V \le V_{IN} \le 5.5V$ , VIO= 3.0V		0.7 × V <sub>IO</sub>		V <sub>IO</sub>	V
$V_{OL}$	Output Logic Low "0"	$I_{LOAD} = 3mA$				400	mV
I <sup>2</sup> C Compa	atible Interface Timing Specification	s (SCL, SDIO, VIO)(Not	e 14)				
t <sub>1</sub>	SCL (Clock Period)			2.5			μs
t <sub>2</sub>	Data In Setup Time to SCL High			100			ns
t <sub>3</sub>	Data Out stable After SCL Low			0			ns
t <sub>4</sub>	SDIO Low Setup Time to SCL Low (Start)			100			ns
t <sub>5</sub>	SDIO High Hold Time After SCL High (Stop)			100			ns



**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All voltages are with respect to the potential at the GND pins.

Note 3: Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T<sub>J</sub> = 170°C (typ.) and disengages at T<sub>J</sub> = 165°C (typ.).

**Note 4:** For detailed soldering specifications and information, please refer to National Semiconductor Application Note 1187: Leadless Leadframe Package (AN-1187).

Note 5: The human body model is a 100pF capacitor discharged through 1.5k $\Omega$  resistor into each pin. (MIL-STD-883 3015.7)

Note 6: In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature  $(T_{A-MAX})$  is dependent on the maximum operating junction temperature  $(T_{J-MAX-OP} = 100^{\circ}C)$ , the maximum power dissipation of the device in the application  $(P_{D-MAX})$ , and the junction-to ambient thermal resistance of the part/package in the application  $(\theta_{JA})$ , as given by the following equation:  $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$ .

**Note 7:** Junction-to-ambient thermal resistance is highly dependent on application and board layout. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design. For more information, please refer to National Semiconductor Application Note 1187: Leadless Leadframe Package (AN-1187).

Note 8: Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.

 $\textbf{Note 9:} \quad \textbf{C}_{\text{IN}}, \textbf{C}_{\text{POUT}}, \textbf{C}_{\text{1}}, \text{ and } \textbf{C}_{\text{2}} : \textbf{Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics}$ 

**Note 10:** The maximum total output current for the LM27965 should be limited to 180mA. The total output current can be split among any of the three banks ( $I_{DXA} = I_{DXB} = I_{DXC} = 30$ mA Max.). Under maximum output current conditions, special attention must be given to input voltage and LED forward voltage to ensure proper current regulation. See the Maximum Output Current section of the datasheet for more information.

Note 11: For the two groups of current sinks on a part (BankA and BankB), the following are determined: the maximum sink current in the group (MAX), the minimum sink current in the group (MIN), and the average sink current of the group (AVG). For each group, two matching numbers are calculated: (MAX-AVG)/


AVG and (AVG-MIN)/AVG. The largest number of the two (worst case) is considered the matching figure for the bank. The matching figure for a given part is considered to be the highest matching figure of the two banks. The typical specification provided is the most likely norm of the matching figure for all parts.

**Note 12:** For each Dxx pin, headroom voltage is the voltage across the internal current sink connected to that pin. For Group A, B, and C current sinks,  $V_{HRx} = V_{OLIT} - V_{I = D}$ . If headroom voltage requirement is not met, LED current regulation will be compromised.

Note 13: SCL and SDIO signals are referenced to VIO and GND for minimum VIO voltage testing.


Note 14: SCL and SDIO should be glitch-free in order for proper brightness control to be realized.

# **Block Diagram**




# 

#### **LED Drive Efficiency vs Input Voltage**




2015503


#### **BankA Current Regulation vs Input Voltage**



6 ..... 1 B. . . latter . . . late 1 Welliam




Input Current vs Input Voltage




20155034

#### **BankB Current Regulation vs Input Voltage**




20155029

#### **BankA Current Matching vs Input Voltage**




20155031


#### **BankB Current Matching vs Input Voltage**



#### 20155032



#### BankA Diode Current vs Brightness Register Code



# **Circuit Description**

#### **OVERVIEW**

The LM27965 is a white LED driver system based upon an adaptive 3/2× - 1× CMOS charge pump capable of supplying up to 180mA of total output current. With three separately controlled banks of constant current sinks, the LM27965 is an ideal solution for platforms requiring a single white LED driver for main display, sub display, and indicator lighting. The tightly matched current sinks ensure uniform brightness from the LEDs across the entire small-format display.

Each LED is configured in a common anode configuration, with the peak drive current being programmed through the use of an external  $R_{\rm SET}$  resistor. An I²C compatible interface is used to enable the device and vary the brightness within the individual current sink banks. For BankA and BankB, 32 levels of brightness control are available. The brightness control is achieved through a mix of analog and pulse width modulated (PWM) methods. BankC has 4 analog brightness levels available.

#### **CIRCUIT COMPONENTS**

#### **Charge Pump**

The input to the  $3/2 \times$  - 1x charge pump is connected to the  $V_{IN}$  pin, and the regulated output of the charge pump is connected to the  $V_{OUT}$  pin. The recommended input voltage range of the LM27965 is 3.0V to 5.5V. The device's regulated charge pump has both open loop and closed loop modes of operation. When the device is in open loop, the voltage at  $V_{OUT}$  is equal to the gain times the voltage at the input. When the device is in closed loop, the voltage at  $V_{OUT}$  is regulated to 4.6V (typ.). The charge pump gain transitions are actively selected to maintain regulation based on LED forward voltage and load requirements.

#### **LED Forward Voltage Monitoring**

The LM27965 has the ability to switch converter gains (1x or 3/2x) based on the forward voltage of the LED load. This ability to switch gains maximizes efficiency for a given load. Forward voltage monitoring occurs on all diode pins within BankA and BankB. At higher input voltages, the LM27965 will operate in pass mode, allowing the  $P_{\text{OUT}}$  voltage to track the input voltage. As the input voltage drops, the voltage on the DXX pins will also drop ( $V_{\text{DXX}} = V_{\text{POUT}} - V_{\text{LEDx}}$ ). Once any of the active Dxx pins reaches a voltage approximately equal to 175mV, the charge pump will switch to the gain of 3/2. This switch-over ensures that the current through the LEDs never becomes pinched off due to a lack of headroom across the current sinks.

Only active Dxx pins will be monitored. For example, if only BankA is enabled, the LEDs in BankB will not affect the gain transition point. If both banks are enabled, all diodes will be monitored, and the gain transition will be based upon the diode with the highest forward voltage. Diode pins D5A and D3B can have the diode sensing circuity disabled through the general purpose register if those drivers are not going to be used.

BankC (D1C) is not a monitored LED current sink.

#### RESETPin

The LM27965 has a hardware reset pin (RESET) that allows the device to be disabled by an external controller without requiring an I<sup>2</sup>C write command. Under normal operation, the RESET pin should be held high (logic '1') to prevent an unwanted reset. When the RESET is driven low (logic '0'), all

internal control registers reset to the default states and the part becomes disabled. Please see the *Electrical Characteristics* section of the datasheet for required voltage thresholds.

#### I<sup>2</sup>C Compatible Interface

#### **DATA VALIDITY**

The data on SDIO line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when CLK is LOW.




FIGURE 1. Data Validity Diagram

A pull-up resistor between VIO and SDIO must be greater than [(VIO-V<sub>OL</sub>)/3mA] to meet the V<sub>OL</sub> requirement on SDIO. Using a larger pull-up resistor results in lower switching current with slower edges, while using a smaller pull-up results in higher switching currents with faster edges.

#### START AND STOP CONDITIONS

START and STOP conditions classify the beginning and the end of the I<sup>2</sup>C session. A START condition is defined as SDIO signal transitioning from HIGH to LOW while SCL line is HIGH. A STOP condition is defined as the SDIO transitioning from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C master always generates START and STOP conditions. The I<sup>2</sup>C bus is considered to be busy after a START condition and free after a STOP condition. During data transmission, the I<sup>2</sup>C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.




FIGURE 2. Start and Stop Conditions

#### TRANSFERING DATA

Every byte put on the SDIO line must be eight bits long, with the most significant bit (MSB) transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The master releases the SDIO line (HIGH) during the acknowledge clock pulse. The LM27965 pulls down the SDIO line during the 9th clock pulse, signifying an acknowledge. The LM27965 generates an acknowledge after each byte is received.

After the START condition, the I<sup>2</sup>C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LM27965 address is 36h (38h for -M version). For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte se-

lects the register to which the data will be written. The third byte contains data to write to the selected register.




FIGURE 3. Write Cycle w = write (SDIO = "0") r = read (SDIO = "1") ack = acknowledge (SDIO pulled down by either master or slave) id = chip address, 36h for LM27965 or 38h for LM27965-M

#### **12C COMPATIBLE CHIP ADDRESS**

The chip address for LM27965 is 0110110, or 36h. The chip address for LM27965-M is 0111000, or 38h.




FIGURE 4. Chip Address

#### **INTERNAL REGISTERS OF LM27965**

Register	Internal Hex Address	Power On Value
General Purpose Register	10h	0010 0000
Bank A Brightness Control Register	A0h	1110 0000
Bank B Brightness Control Register	B0h	1110 0000
Bank C Brightness Control Register	C0h	1111 1100



FIGURE 5. General Purpose Register Description

#### Internal Hex Address: 10h

Note: ENA: Enables DxA LED drivers (Main Display) ENB: Enables DxB LED drivers (Aux Lighting) ENC: Enables D1C LED driver (Indicator Lighting) EN5A: Enables D5A LED voltage sense

EN3B: Enables D3B LED driver and voltage sense

MSB	DxA Brightness Control Register Address: 0xA0						LSB
1 bit7	1 1 DxA4 DxA3 DxA2 DxA1 bit6 bit5 bit4 bit3 bit2 bit1				DxA0 bit0		
	20155005						
MSB	DxB Brightness Control Register Address: 0xB0 LSB						
1 bit7	1 bit6	1 bit5	DxB4 bit4	DxB3 bit3	DxB2 bit2	DxB1 bit1	DxB0 bit0
	20155006 DxC Brightness Control						
MSB			legister Add				LSB
1 bit7	1 bit6	1 bit5	1 bit4	1 bit3	1 bit2	D1C1 bit1	D1C0 bit0

20155007

#### FIGURE 6. Brightness Control Register Description Internal Hex Address: 0xA0 (BankA), 0xB0 (BankB), 0xC0 (BankC)

Note: DxA4-DxA0: Sets Brightness for DxA pins (BankA). 11111=Fullscale DxB4-DxB0: Sets Brightness for DxB pins (BankB). 11111=Fullscale Bit7 to Bit 5: Not Used DxC1-DxC0: Sets Brightness for DxC pin. 11 = Fullscale

Bit7 to Bit2:Not Used

9

Full-Scale Current set externally by the following equation:

 $I_{Dxx} = 200 \times 1.25 V / R_{SET}$ 

# **Brightness Level Control Table (BankA and BankB)**

Brightness Code (hex) Analog Current (% of Full-Scale)		Duty Cycle (%)	Perceived Brightness Level (%)
00	20	1/16	1.25
01	20	2/16	2.5
02	20	3/16	3.75
03	20	4/16	5
04	20	5/16	6.25
05	20	6/16	7.5
06	20	7/16	8.75
07	20	8/16	10
08	20	9/16	11.25
09	20	10/16	12.5
0A	20	11/16	13.75
0B	20	12/16	15
0C	20	13/16	16.25
0D	20	14/16	17.5
0E	20	15/16	18.75
0F	20	16/16	20
10	40	10/16	25
11	40	11/16	27.5
12	40	12/16	30
13	40	13/16	32.5
14	40	14/16	35
15	40	15/16	37.5
16	40	16/16	40
17	70	11/16	48.125
18	70	12/16	52.5
19	70	13/16	56.875
1A	70	14/16	61.25
1B	70	15/16	65.625
1C	70	16/16	70
1D	100	13/16	81.25
1E	100	15/16	93.75
1F	1F 100		100

BankC Brightness Levels (%of Full-Scale) = 20%, 40%, 70%, 100%

# **Application Information**

#### **SETTING LED CURRENT**

The current through the LEDs connected to DxA and DxB can be set to a desired level simply by connecting an appropriately sized resistor ( $R_{SET}$ ) between the  $I_{SET}$  pin of the LM27965 and GND. The DxA and DxB LED currents are proportional to the current that flows out of the  $I_{SET}$  pin and are a factor of 200 times greater than the  $I_{SET}$  current. The feedback loops of the internal amplifiers set the voltage of the  $I_{SET}$  pin to 1.25V (typ.). The statements above are simplified in the equations below:

$$\begin{split} &I_{DxA/B/C} \text{ (A)= } 200 \times (V_{ISET} \, / \, R_{SET}) \\ &R_{SET} \left(\Omega\right) = 200 \times (1.25 \text{V} \, / \, I_{DxA/B/C}) \end{split}$$

Once the desired  $R_{SET}$  value has been chosen, the LM27965 has the ability to internally dim the LEDs using a mix of Pulse Width Modulation (PWM) and analog current scaling. The PWM duty cycle is set through the I²C compatible interface. LEDs connected to BankA and BankB current sinks (DxA and DxB) can be dimmed to 32 different levels/duty-cycles. The internal PWM frequency for BankA and BankB is fixed at 20kHz. BankC(D1C) has 4 analog current levels.

Please refer to the  $I^2C$  Compatible Interface section of this datasheet for detailed instructions on how to adjust the brightness control registers.

# MAXIMUM OUTPUT CURRENT, MAXIMUM LED VOLTAGE, MINIMUM INPUT VOLTAGE

The LM27965 can drive 8 LEDs at 22.5mA each (BankA and BankB) from an input voltage as low as 3.2V, so long as the LEDs have a forward voltage of 3.6V or less (room temperature).

The statement above is a simple example of the LED drive capabilities of the LM27965. The statement contains the key application parameters that are required to validate an LED-drive design using the LM27965: LED current ( $I_{LEDx}$ ), number of active LEDs ( $N_x$ ), LED forward voltage ( $V_{LED}$ ), and minimum input voltage ( $V_{IN-MIN}$ ).

The equation below can be used to estimate the maximum output current capability of the LM27965:

$$\begin{split} I_{\text{LED\_MAX}} = & \left[ (1.5 \times V_{\text{IN}}) - V_{\text{LED}} - (I_{\text{ADDITIONAL}} \times R_{\text{OUT}}) \right] / \\ & \left[ (N_{\text{X}} \times R_{\text{OUT}}) + k_{\text{HRx}} \right] (\text{eq. 1}) \end{split}$$

$$I_{\text{LED\_MAX}} = & \left[ (1.5 \times V_{\text{IN}}) - V_{\text{LED}} - (I_{\text{ADDITIONAL}} \times 2.75\Omega) \right] / \\ & \left[ (N_{\text{X}} \times 2.75\Omega) + k_{\text{HRx}} \right] \end{split}$$

 ${\rm I}_{\rm ADDITIONAL}$  is the additional current that could be delivered to the other LED banks.

 $R_{OUT}$  – Output resistance. This parameter models the internal losses of the charge pump that result in voltage droop at the pump output  $P_{OUT}$ . Since the magnitude of the voltage droop is proportional to the total output current of the charge pump, the loss parameter is modeled as a resistance. The output resistance of the LM27965 is typically 2.75 $\Omega$  ( $V_{IN} = 3.6V$ ,  $T_A = 25^{\circ}C$ ). In equation form:

$$\begin{aligned} V_{POUT} = (1.5 \times V_{IN}) - [(N_A \times I_{LEDA} + N_B \times I_{LEDB}) \times R_{OUT}] \\ (eq.~2) \end{aligned}$$

 ${\bf k_{HR}}$  – Headroom constant. This parameter models the minimum voltage required to be present across the current sinks for them to regulate properly. This minimum voltage is proportional to the programmed LED current, so the constant has units of mV/mA. The typical  ${\bf k_{HR}}$  of the LM27965 is 8mV/mA. In equation form:

$$\begin{split} &(V_{POUT} - V_{LEDx}) > k_{HRx} \times I_{LEDx} & \quad (eq. \ 3) \\ & \textbf{Typical Headroom Constant Values} \\ & k_{HRA} = 8mV/mA \end{split}$$

 $k_{HRA} = 8mV/mA$  $k_{HRB} = 8mV/mA$ 

The " $I_{\text{LED-MAX}}$ " equation (eq. 1) is obtained from combining the  $R_{\text{OUT}}$  equation (eq. 2) with the  $k_{\text{HRx}}$  equation (eq. 3) and solving for  $I_{\text{LEDx}}$ . Maximum LED current is highly dependent on minimum input voltage and LED forward voltage. Output current capability can be increased by raising the minimum input voltage of the application, or by selecting an LED with a lower forward voltage. Excessive power dissipation may also limit output current capability of an application.

#### **Total Output Current Capability**

The maximum output current that can be drawn from the LM27965 is 180mA. Each driver bank has a maximum allotted current per Dxx sink that must not be exceeded.

DRIVER TYPE	MAXIMUM Dxx CURRENT
DxA	30mA per DxA Pin
DxB	30mA per DxB Pin
DxC	30mA per DxB Pin

The 180mA load can be distributed in many different configurations. Special care must be taken when running the LM27965 at the maximum output current to ensure proper functionality.

#### PARALLEL CONNECTED AND UNUSED OUTPUTS

Outputs D1A-5A or D1B-D3B may be connected together to drive one or two LEDs at higher currents. In such a configuration, all five parallel current sinks (BankA) of equal value can drive a single LED. The LED current programmed for BankA should be chosen so that the current through each of the outputs is programmed to 20% of the total desired LED

current. For example, if 60mA is the desired drive current for a single LED,  $R_{\text{SET}}$  should be selected such that the current through each of the current sink inputs is 12mA.

Connecting the outputs in parallel does not affect internal operation of the LM27965 and has no impact on the Electrical Characteristics and limits previously presented. The available diode output current, maximum diode voltage, and all other specifications provided in the Electrical Characteristics table apply to this parallel output configuration, just as they do to the standard 5-LED application circuit.

Both BankA and BankB utilize LED forward voltage sensing circuitry on each Dxx pin to optimize the charge-pump gain for maximum efficiency. Due to the nature of the sensing circuitry, it is not recommended to leave any of the DxA (D1A-D4A) or DxB (D1B-D2B) pins open if either diode bank is going to be used during normal operation. Leaving DxA and/ or DxB pins unconnected will force the charge-pump into  $3/2\times$  mode over the entire  $V_{\text{IN}}$  range negating any efficiency gain that could have been achieved by switching to  $1\times$  mode at higher input voltages.

If D5A is not used, it is recommended that the driver pin be grounded and the general purpose register bit EN5A be set to 0 to ensure proper gain transitions.

The D3B driver can be completely turned on or off on the fly using the general purpose register. The diode monitoring circuity is enabled and disabled with the driver. If D3B is not used, it is recommended that the driver pin be grounded and the general purpose register bit EN3B be set to 0 to ensure proper gain transitions.

Care must be taken when selecting the proper  $R_{\text{SET}}$  value. The current on any Dxx pin must not exceed the maximum current rating for any given current sink pin.

#### **POWER EFFICIENCY**

Efficiency of LED drivers is commonly taken to be the ratio of power consumed by the LEDs ( $P_{\text{LED}}$ ) to the power drawn at the input of the part ( $P_{\text{IN}}$ ). With a 3/2× - 1× charge pump, the input current is equal to the charge pump gain times the output current (total LED current). The efficiency of the LM27965 can be predicted as follows:

$$\begin{split} P_{LEDTOTAL} &= (V_{LEDA} \times N_A \times I_{LEDA}) + \\ (V_{LEDB} \times N_B \times I_{LEDB}) + (V_{LEDC} \times I_{LEDC}) \\ P_{IN} &= V_{IN} \times I_{IN} \\ P_{IN} &= V_{IN} \times (GAIN \times I_{LEDTOTAL} + I_Q) \\ E &= (P_{LEDTOTAL} \div P_{IN}) \end{split}$$

The LED voltage is the main contributor to the charge-pump gain selection process. Use of low forward-voltage LEDs (3.0V- to 3.5V) will allow the LM27965 to stay in the gain of 1× for a higher percentage of the lithium-ion battery voltage range when compared to the use of higher forward voltage LEDs (3.5V to 4.0V). See the *LED Forward Voltage Monitoring* section of this datasheet for a more detailed description of the gain selection and transition process.

For an advanced analysis, it is recommended that power consumed by the circuit ( $V_{\rm IN}$  x  $I_{\rm IN}$ ) for a given load be evaluated rather than power efficiency.

#### **POWER DISSIPATION**

11

The power dissipation ( $P_{DISS}$ ) and junction temperature ( $T_{\rm J}$ ) can be approximated with the equations below.  $P_{\rm IN}$  is the power generated by the 3/2× - 1× charge pump,  $P_{\rm LED}$  is the power consumed by the LEDs,  $T_{\rm A}$  is the ambient temperature, and  $\theta_{\rm JA}$  is the junction-to-ambient thermal resistance for the LLP-24 package.  $V_{\rm IN}$  is the input voltage to the LM27965,

 $\rm V_{\rm LED}$  is the nominal LED forward voltage, N is the number of LEDs and  $\rm I_{\rm LED}$  is the programmed LED current.

$$\begin{split} P_{DISS} &= P_{IN} - P_{LEDA} - P_{LEDB} - P_{LEDC} \\ P_{DISS} &= (GAIN \times V_{IN} \times I_{BANKA + BANKB + BANKC}) - (V_{LEDA} \times N_A \times I_{LEDA}) - (V_{LEDB} \times N_B \times I_{LEDB}) - (V_{LEDC} \times I_{LEDC}) \\ T_{.I} &= T_\Delta + (P_{DISS} \times \theta_{.IA}) \end{split}$$

The junction temperature rating takes precedence over the ambient temperature rating. The LM27965 may be operated outside the ambient temperature rating, so long as the junction temperature of the device does not exceed the maximum operating rating of 100°C. The maximum ambient temperature rating must be derated in applications where high power dissipation and/or poor thermal resistance causes the junction temperature to exceed 100°C.

#### THERMAL PROTECTION

Internal thermal protection circuitry disables the LM27965 when the junction temperature exceeds 170°C (typ.). This feature protects the device from being damaged by high die temperatures that might otherwise result from excessive power dissipation. The device will recover and operate normally when the junction temperature falls below 165°C (typ.). It is important that the board layout provide good thermal conduction to keep the junction temperature within the specified operating ratings.

#### **CAPACITOR SELECTION**

The LM27965 requires 4 external capacitors for proper operation ( $C_1=C_2=C_{\text{IN}}=C_{\text{OUT}}=1\mu\text{F}).$  Surface-mount multi-layer ceramic capacitors are recommended. These capacitors are small, inexpensive and have very low equivalent series resistance (ESR <20m $\Omega$  typ.). Tantalum capacitors, OS-CON capacitors, and aluminum electrolytic capacitors are not recommended for use with the LM27965 due to their high ESR, as compared to ceramic capacitors.

For most applications, ceramic capacitors with X7R or X5R temperature characteristic are preferred for use with the LM27965. These capacitors have tight capacitance tolerance (as good as  $\pm 10\%$ ) and hold their value over temperature (X7R:  $\pm 15\%$  over -55°C to 125°C; X5R:  $\pm 15\%$  over -55°C to 85°C).


Capacitors with Y5V or Z5U temperature characteristic are generally not recommended for use with the LM27965. Capacitors with these temperature characteristics typically have wide capacitance tolerance (+80%, -20%) and vary significantly over temperature (Y5V: +22%, -82% over -30°C to +85°C range; Z5U: +22%, -56% over +10°C to +85°C range). Under some conditions, a nominal 1µF Y5V or Z5U capacitor could have a capacitance of only 0.1µF. Such detrimental deviation is likely to cause Y5V and Z5U capacitors to fail to meet the minimum capacitance requirements of the LM27965.

The minimum voltage rating acceptable for all capacitors is 6.3V. The recommended voltage rating for the capacitors is 10V to account for DC bias capacitance losses.

#### **PCB LAYOUT CONSIDERATIONS**

The LLP is a leadframe based Chip Scale Package (CSP) with very good thermal properties. This package has an exposed DAP (die attach pad) at the center of the package measuring 2.6mm x 2.5mm. The main advantage of this exposed DAP is to offer lower thermal resistance when it is soldered to the thermal land on the PCB. For PCB layout, National highly recommends a 1:1 ratio between the package and the PCB thermal land. To further enhance thermal conductivity, the PCB thermal land may include vias to a ground plane. For more detailed instructions on mounting LLP packages, please refer to National Semiconductor Application Note AN-1187.

# Physical Dimensions inches (millimeters) unless otherwise noted



X1 = 4.0mm X2 = 4.0mm X3 = 0.8mm

# **Notes**

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Europe

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560