

bq4015/Y

Features

- Data retention for at least 10 years without power
- Automatic write-protection during power-up/power-down cycles
- Conventional SRAM operation, including unlimited write cycles
- Internal isolation of battery before power application
- Industry standard 32-pin DIP pinout
- ► 34-pin LIFETIME LITHIUMTM module
 - Module completely surface-mounted

Pin Connections

- Snap-on power-source for lithium battery backup
- Replaceable power-source (part number: bq40MS)

General Description

The CMOS bq4015/Y is a nonvolatile 4,194,304-bit static RAM organized as 524,288 words by 8 bits. The integral control circuitry and lithium energy source provide reliable nonvolatility coupled with the unlimited write cycles of standard SRAM.

The control circuitry constantly monitors the single 5V supply for an out-of-tolerance condition. When V_{CC} falls out of tolerance, the SRAM


is unconditionally write-protected to prevent an inadvertent write operation.

512Kx8 Nonvolatile SRAM

At this time the integral energy source is switched on to sustain the memory until after V_{CC} returns valid.

The bq4015/Y uses extremely low standby current CMOS SRAMs, coupled with small lithium coin cells to provide nonvolatility without long write-cycle times and the write-cycle limitations associated with EE-PROM.

The bq4015/Y requires no external circuitry and is compatible with the industry-standard 4Mb SRAM pin-out.



Pin Names

A0–A18	Address inputs
DQ0-DQ7	Data input/output
$\overline{\text{CE}}$	Chip enable input
$\overline{\text{OE}}$	Output enable input
$\overline{\text{WE}}$	Write enable input
NC	No connect
V _{CC}	Supply voltage input
V _{SS}	Ground

Selection Guide

Part Number	Maximum Access Time (ns)	Negative Supply Tolerance	Part Number	Maximum Access Time (ns)	Negative Supply Tolerance
bq4015x -70	70	-5%	bq4015Yx -70	70	-10%
bq4015x -85	85	-5%	bq4015Yx -85	85	-10%

Note: x = MA for PDIP or MS for LIFETIME LITHIUM module.

5/99 E

Functional Description

When power is valid, the bq4015/Y operates as a standard CMOS SRAM. During power-down and power-up cycles, the bq4015/Y acts as a nonvolatile memory, automatically protecting and preserving the memory contents.

Power-down/power-up control circuitry constantly monitors the V_{CC} supply for a power-fail-detect threshold V_{PFD} . The bq4015 monitors for $V_{PFD} = 4.62V$ typical for use in systems with 5% supply tolerance. The bq4015Y monitors for $V_{PFD} = 4.37V$ typical for use in systems with 10% supply tolerance.


When V_{CC} falls below the V_{PFD} threshold, the SRAM automatically write-protects the data. All outputs become high impedance, and all inputs are treated as "don't care." If a valid access is in process at the time of power-fail detection, the memory cycle continues to completion. If the memory cycle fails to terminate within time t_{WPT}, write-protection takes place.

As V_{CC} falls past V_{PFD} and approaches 3V, the control circuitry switches to the internal lithium backup supply, which provides data retention until valid V_{CC} is applied.

When V_{CC} returns to a level above the internal backup cell voltage, the supply is switched back to V_{CC} . After V_{CC} ramps above the V_{PFD} threshold, write-protection continues for a time t_{CER} (120ms maximum) to allow for processor stabilization. Normal memory operation may resume after this time.

The internal coin cells used by the bq4015/Y have an extremely long shelf life and provide data retention for more than 10 years in the absence of system power.

As shipped from Unitrode, the integral lithium cells of the MT-type module are electrically isolated from the memory. (Self-discharge in this condition is approximately 0.5% per year.) Following the first application of $V_{\rm CC}$, this isolation is broken, and the lithium backup provides data retention on subsequent power-downs. The LIFETIME LITHIUM package option is shipped as two parts.



Block Diagram

Truth Table

Mode	CE	WE	OE	I/O Operation	Power
Not selected	Н	Х	Х	High Z	Standby
Output disable	L	Н	Н	High Z	Active
Read	L	Н	L	D _{OUT}	Active
Write	L	L	Х	D _{IN}	Active

Absolute Maximum Ratings

Symbol	Parameter	Value	Unit	Conditions
V _{CC}	DC voltage applied on V_{CC} relative to $V_{\rm SS}$	-0.3 to 7.0	V	
VT	DC voltage applied on any pin excluding V_{CC} relative to $V_{\rm SS}$	-0.3 to 7.0	V	$V_T \leq V_{CC} + 0.3$
T _{OPR} Operating temperature	0 to +70	°C	Commercial	
	Operating temperature	-40 to +85	°C	Industrial "N"
T		-40 to +70	°C	Commercial
T _{STG}	Storage temperature	-40 to +85	°C	Industrial "N"
-		-10 to +70	°C	Commercial
T _{BIAS}	Temperature under bias	-40 to +85	°C	Industrial "N"
TSOLDER	Soldering temperature	+260	°C	For 10 seconds

Note: Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

bq4015/Y

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
Vcc	Supply voltage	4.5	5.0	5.5	V	bq4015Y
V CC		4.75	5.0	5.5	V	bq4015
$V_{\rm SS}$	Supply voltage	0	0	0	V	
VIL	Input low voltage	-0.3	-	0.8	V	
V _{IH}	Input high voltage	2.2	-	$V_{\rm CC}$ + 0.3	V	

Recommended DC Operating Conditions (T_A = T_{OPR})

Note: Typical values indicate operation at $T_A = 25^{\circ}C$.

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions/Notes
\mathbf{I}_{LI}	Input leakage current	-	-	± 1	μΑ	$V_{\rm IN}$ = $V_{\rm SS}$ to $V_{\rm CC}$
I_{LO}	Output leakage current	-	-	± 1	μΑ	$\label{eq:expansion} \begin{array}{c} \overline{\underline{\mathrm{CE}}} = V_{IH} \mbox{ or } \overline{\mathrm{OE}} = V_{IH} \mbox{ or } \\ \overline{\mathrm{WE}} = V_{IL} \end{array}$
VOH	Output high voltage	2.4	-	-	V	I _{OH} = -1.0 mA
V _{OL}	Output low voltage	-	-	0.4	V	$I_{OL} = 2.1 \text{ mA}$
$\mathrm{I}_{\mathrm{SB1}}$	Standby supply current	-	3	5	mA	$\overline{\mathrm{CE}} = \mathrm{V}_{\mathrm{IH}}$
$I_{\rm SB2}$	Standby supply current	-	0.1	1	mA	$\label{eq:cell} \begin{split} \overline{CE} &\geq V_{CC} - 0.2V,\\ 0V &\leq V_{IN} \leq 0.2V,\\ \text{or } V_{IN} &\geq V_{CC} - 0.2 \end{split}$
Icc	Operating supply current	-	-	90	mA	$\begin{array}{l} \underline{Min. \ cycle, \ duty = 100\%,} \\ \overline{CE} = V_{IL,} \ I_{IO} = 0mA, \\ A17 < V_{IL} \ or \ A17 > V_{IH}, \\ A18 < V_{IL} \ or \ A18 > V_{IH} \end{array}$
17		4.55	4.62	4.75	V	bq4015
V_{PFD}	Power-fail-detect voltage	4.30	4.37	4.50	V	bq4015Y
$V_{\rm SO}$	Supply switch-over voltage	-	3	-	V	

DC Electrical Characteristics (TA = TOPR, VCCmin \leq VCC \leq VCCmax)

Note: Typical values indicate operation at $T_A = 25^{\circ}C$, $V_{CC} = 5V$.


Capacitance ($T_A = 25^{\circ}C$, F = 1MHz, $V_{CC} = 5.0V$)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
C _{I/O}	Input/output capacitance	-	-	8	$_{\rm pF}$	Output voltage = 0V
CIN	Input capacitance	-	-	10	$_{\rm pF}$	Input voltage = 0V

Note: These parameters are sampled and not 100% tested.

AC Test Conditions

Parameter	Test Conditions
Input pulse levels	0V to 3.0V
Input rise and fall times	5 ns
Input and output timing reference levels	1.5 V (unless otherwise specified)
Output load (including scope and jig)	See Figures 1 and 2







Figure 1. Output Load A

Figure 2. Output Load B

		-70		-85/-85N		-120/-120N			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
$t_{\rm RC}$	Read cycle time	70	-	85	-	120	-	ns	
t _{AA}	Address access time	-	70	-	85	-	120	ns	Output load A
t _{ACE}	Chip enable access time	-	70	-	85	-	120	ns	Output load A
t _{OE}	Output enable to output valid	-	35	-	45	-	60	ns	Output load A
t _{CLZ}	Chip enable to output in low Z	5	-	5	-	5	-	ns	Output load B
tolz	Output enable to output in low Z	5	-	0	-	0	-	ns	Output load B
t _{CHZ}	Chip disable to output in high Z	0	25	0	35	0	45	ns	Output load B
toHz	Output disable to output in high Z	0	25	0	25	0	35	ns	Output load B
ton	Output hold from address change	10	-	10	-	10	-	ns	Output load A


Read Cycle (TA = TOPR, VCCmin \leq VCC \leq VCCmax)

Read Cycle No. 1 (Address Access) ^{1, 2}




RC-1

Read Cycle No. 2 (CE Access) ^{1, 2, 3}





Read Cycle No. 3 (OE Access) 1,5



Notes:

2. Device is continuously selected: $\overline{CE} = \overline{OE} = V_{IL}$.

1. $\overline{\text{WE}}$ is held high for a read cycle.

- 3. Address is valid prior to or coincident with $\overline{\rm CE}$ transition low.
- 4. $\overline{OE} = V_{IL}$.
- 5. Device is continuously selected: $\overline{\text{CE}} = \text{V}_{\text{IL}}$.


		-7	70	-85/	-85N	-120/	-120N		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units	Conditions/Notes
twc	Write cycle time	70	-	85	-	120	-	ns	
t _{CW}	Chip enable to end of write	65	-	75	-	100	-	ns	(1)
t_{AW}	Address valid to end of write	65	-	75	-	100	-	ns	(1)
t _{AS}	Address setup time	0	-	0	-	0	-	ns	Measured from address valid to beginning of write. (2)
t _{WP}	Write pulse width	55	-	65	-	85	-	ns	Measured from begin- ning of write to end of write. (1)
t _{WR1}	Write recovery time (write cycle 1)	5	-	5	-	5	-	ns	Measured from \overline{WE} going high to end of write cycle. (3)
$t_{\rm WR2}$	Write recovery time (write cycle 2)	15	-	15	-	15	-	ns	Measured from $\overline{\text{CE}}$ going high to end of write cy- cle. (3)
t _{DW}	Data valid to end of write	30	-	35	-	45	-	ns	Measured to first low- to-high transition of ei- ther CE or WE.
$t_{\rm DH1}$	Data hold time (write cycle 1)	0	-	0	-	0	-	ns	Measured from $\overline{\text{WE}}$ going high to end of write cycle. (4)
t _{DH2}	Data hold time (write cycle 2)	10	-	10	-	10	-	ns	Measured from \overline{CE} going high to end of write cy- cle. (4)
t_{WZ}	Write enabled to output in high Z	0	25	0	30	0	40	ns	I/O pins are in output state. (5)
tow	Output active from end of write	5	-	0	-	0	-	ns	I/O pins are in output state. (5)

Write Cycle (TA = TOPR, VCCmin \leq VCC \leq VCCmax)

Notes: 1. A write ends at the earlier transition of \overline{CE} going high and \overline{WE} going high.


2. A write occurs during the overlap of a low \overline{CE} and a low \overline{WE} . A write begins at the later transition of \overline{CE} going low and \overline{WE} going low.

- 3. Either $t_{WR1} \mbox{ or } t_{WR2} \mbox{ must be met.}$
- 4. Either $t_{\rm DH1}~{\rm or}~t_{\rm DH2}$ must be met.
- 5. If $\overline{\text{CE}}$ goes low simultaneously with $\overline{\text{WE}}$ going low or after $\overline{\text{WE}}$ going low, the outputs remain in high-impedance state.



Write Cycle No. 1 (WE-Controlled) ^{1,2,3}

Write Cycle No. 2 (CE-Controlled) ^{1,2,3,4,5}



Notes:

- 1. $\overline{\text{CE}} \text{ or } \overline{\text{WE}} \text{ must be high during address transition.}$
- 2. Because I/O may be active $(\overline{\text{OE}} \text{ low})$ during this period, data input signals of opposite polarity to the outputs must not be applied.
- 3. If $\overline{\text{OE}}$ is high, the I/O pins remain in a state of high impedance.
- 4. Either t_{WR1} or t_{WR2} must be met.
- 5. Either t_{DH1} or t_{DH2} must be met.

Power-Down/Power-Up Cycle (T_A = T_{OPR})


Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
$t_{\rm PF}$	V_{CC} slew, 4.75 to 4.25 V	300	-	-	μs	
$t_{\rm FS}$	V_{CC} slew, 4.25 to $V_{\rm SO}$	10	-	-	μs	
t _{PU}	V_{CC} slew, V_{SO} to $V_{PFD} \left(max. \right)$	0	-	-	μs	
t _{CER}	Chip enable recovery time	40	80	120	ms	Time during which SRAM is write-protected after V_{CC} passes V_{PFD} on power-up.
$t_{\rm DR}$	Data-retention time in absence of $V_{\rm CC}$	10	-	-	years	$T_A = 25^{\circ}C.(2)$
twPT	Write-protect time	40	100	150	μs	Delay after V _{CC} slews down past V _{PFD} before SRAM is write- protected.

Notes: 1. Typical values indicate operation at $T_A = 25$ °C, $V_{CC} = 5$ V.

 $\label{eq:constraint} 2. \ Batteries are disconnected from circuit until after V_{CC} is applied for the first time. t_{DR} is the accumulated time in absence of power beginning when power is first applied to the device.$


Caution: Negative undershoots below the absolute maximum rating of -0.3V in battery-backup mode may affect data integrity.

Power-Down/Power-Up Timing



PD-B

MA: 32-Pin A-Type Module





JZ-FIII WA (A-IVUE WUUUUE)	n MA (A-Type Module)
----------------------------	----------------------

Dimension	Minimum	Maximum	
Α	0.365	0.375	
A1	0.015	-	
В	0.017	0.023	
С	0.008	0.013	
D	1.670	1.700	
E	0.710	0.740	
е	0.590	0.630	
G	0.090	0.110	
L	0.120	0.150	
S	0.075	0.110	

All dimensions are in inches.

MS: 34-Pin Leaded Chip carrier for LIFETIME LITHIUM Module





34-Pin LCR LIFETIME LITHIUM Module

Dimension	Minimum	Maximum
Α	0.920	0.930
В	0.980	0.995
С	-	0.080
D	0.052	0.060
Е	0.045	0.055
F	0.015	0.025
G	0.020	0.030
Н	-	0.090
J	0.053	0.073


All dimensions are in inches.

 Δ Centerline of lead within ±0.005 of true position.

2 Leads coplanar within ±0.004 at seating plane.

 $\sqrt{3}$ Components and location may vary.

MS: LIFETIME LITHIUM Module Housing




LIFETIME LITHIUM Module Housing


Dimension	Minimum	Maximum	
А	0.845	0.855	
В	0.955	0.965	
С	0.210	0.220	
D	0.065	0.075	
Е	0.065	0.075	

All dimensions are in inches.

Edges coplanar within ±0.025.

MS: LIFETIME LITHIUM Module with LCR attached






LIFETIME LITHIUM Module

	Dimension	Minimum	Maximum
	A	0.955	0.965
Æ	В	0.980	0.995
開	C	0.240	0.250
臣	D	0.052	0.060
麗	E	0.045	0.055
臣	F	0.015	0.025
	All dimensions	are in inches.	

SIDE VIEW




Change No.	Page No.	Description	Nature of Change
1	3	$I_{\rm CC}$ test conditions	Clarification
2	1, 2, 3, 4, 7, 8, 10	bq4015MA part	Addition
3	2, 10	Added industrial temperature range	Addition
4	1, 3, 10	Removed MB package selection	Deletion
5	1, 10	Added MS package	Addition

Data Sheet Revision History

Notes: Change 1 = Sept. 1992 B changes from Sept. 1990 A. Change 2 = Nov. 1993 C changes from Sept. 1992 B. Change 3 = June 1995 C changes from Nov. 1993 C. Change 4 = Nov. 1997 D changes from June 1995 C. Change 5 = May 1999 E changes from Nov. 1997 D.

Ordering Information



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
BQ4015MA-70	ACTIVE	DIP MOD ULE	MA	32	1	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
BQ4015MA-85	ACTIVE	DIP MOD ULE	MA	32	1	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
BQ4015YMA-70	ACTIVE	DIP MOD ULE	MA	32	1	Pb-Free (RoHS)	CU SN	N / A for Pkg Type
BQ4015YMA-85	ACTIVE	DIP MOD ULE	MA	32	1	Pb-Free (RoHS)	CU SN	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MPDI061 - MAY 2001

PLASTIC DUAL-IN-LINE

MA (R-PDIP-T**) 28 PINS SHOWN



NOTES: A. All linear dimensions are in inches (mm). B. This drawing is subject to change without notice.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated