1

# **MONOLITHIC 5-TAP** FIXED DELAY LINE SERIES 3D7215 – LOW NOISE)

# FEATURES

- All-silicon, low-power 5V CMOS technology
- Vapor phase, IR and wave solderable
- Auto-insertable (DIP pkg.) •
- Low ground bounce noise •
- Leading- and trailing-edge accuracy •
- Delay range: 1ns through 250ns •
- Delay tolerance: 2% or 1ns •
- **Temperature stability:** ±1% typical (0C-70C)
- Vdd stability: ±0.5% typical (3.0V-3.6V) •
- Static Idd: 1.5ma typical •
- Minimum input pulse width: 20% of total delay


# FUNCTIONAL DESCRIPTION

The 3D7215 5-Tap Delay Line product family consists of fixed-delay 5V CMOS integrated circuits. Each package contains a single delay line, tapped and buffered at 5 points spaced uniformly in time. Tap-to-tap (incremental) delay values can range from 1ns through 50ns. The input is reproduced at the outputs without inversion, shifted in time as per the user-specified dash number. The 3D7215 is 5V CMOS-compatible and features both rising- and falling-edge accuracy.

# PACKAGES

devices?

data



For mechanical dimensions, click here.

For package marking details, click here.

# PIN DESCRIPTIONS

IN O1	Delay Line Input
01	Tap 1 Output (20%)
02	Tap 2 Output (40%)
O3	Tap 3 Output (60%)
O4	Tap 4 Output (80%)
O5	Tap 5 Output (100%)
VDD	+5 Volts
GND	Ground
N/C	No Connection

The all-CMOS 3D7215 integrated circuit has been designed as a reliable, economic alternative to hybrid fixed delay lines. It is offered in a standard 8-pin auto-insertable DIP and a space saving surface mount 8-pin SOIC.

DASH #	DELAY SPEC	CIFICATIONS	INPUT RESTRICTIONS			
3D7215Z-xx	TOTAL	TAP-TAP	RECOMMENDED		ABSOLUTE	
3D7215M-xx	DELAY (ns)	DELAY (ns)	Max Freq	Min P.W.	Max Freq	Min P.W.
-1	4.0 ± 1.0*	$1.0\pm0.5$	27.8 MHz	18.0 ns	166.7 MHz	3.00 ns
-1.5	6.0 ± 1.0*	$1.5 \pm 0.7$	23.8 MHz	21.0 ns	153.8 MHz	3.25 ns
-2	8.0 ± 1.0*	$\textbf{2.0} \pm \textbf{0.8}$	20.8 MHz	24.0 ns	142.8 MHz	3.50 ns
-2.5	10.0 ± 1.0*	$2.5\pm1.0$	18.5 MHz	27.0 ns	133.3 MHz	3.75 ns
-3	12.0 ± 1.0*	3.0 ± 1.3	16.7 MHz	30.0 ns	125.0 MHz	4.00 ns
-4	16.0 ± 1.0*	$4.0 \pm 1.3$	13.9 MHz	36.0 ns	111.1 MHz	4.50 ns
-5	20.0 ± 1.0*	$5.0 \pm 1.4$	11.9 MHz	42.0 ns	100.0 MHz	5.00 ns
-6	24.0 ± 1.0*	$6.0 \pm 1.4$	10.4 MHz	48.0 ns	83.3 MHz	6.00 ns
-8	40.0 ± 1.0	8.0 ± 1.4	8.33 MHz	60.0 ns	62.5 MHz	8.00 ns
-10	50.0 ± 1.0	10.0 ± 1.5	6.67 MHz	75.0 ns	50.0 MHz	10.00 ns
-12	60.0 ± 1.2	12.0 ± 1.5	5.56 MHz	90.0 ns	41.7 MHz	12.00 ns
-15	75.0 ± 1.5	15.0 ± 1.5	4.42 MHz	113 ns	33.3 MHz	15.00 ns
-20	100 ± 2.0	$20.0\pm2.0$	3.33 MHz	150 ns	25.0 MHz	20.00 ns
-25	$125\pm2.5$	$25.0\pm2.5$	2.66 MHz	188 ns	20.0 MHz	25.00 ns
-30	$150\pm3.0$	$\textbf{30.0} \pm \textbf{3.0}$	2.22 MHz	225 ns	16.7 MHz	30.00 ns
-40	$200\pm4.0$	$40.0\pm4.0$	1.67 MHz	300 ns	12.5 MHz	40.00 ns
-50	$250 \pm 5.0$	$50.0\pm5.0$	1.33 MHz	375 ns	10.0 MHz	50.00 ns

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

# TABLE 1: PART NUMBER SPECIFICATIONS

\* Total delay referenced to Tap1 output; Input-to-Tap1 = 7.5ns ± 1.5ns

Doc #01015

11/8/01

NOTE: Any dash number between 1 and 50 not shown is also available as standard product

©2002 Data Delay Devices

# **APPLICATION NOTES**

# **OPERATIONAL DESCRIPTION**

The 3D7215 five-tap delay line architecture is shown in Figure 1. The delay line is composed of a number of delay cells connected in series. Each delay cell produces at its output a replica of the signal present at its input, shifted in time. The delay cells are matched and share the same compensation signals, which minimizes tap-totap delay deviations over temperature and supply voltage variations.

## INPUT SIGNAL CHARACTERISTICS

The Frequency and/or Pulse Width (high or low) of operation may adversely impact the specified delay accuracy of the particular device. The reasons for the dependency of the output delay accuracy on the input signal characteristics are varied and complex. Therefore a **Recommended Maximum** and an **Absolute Maximum** operating input frequency and a **Recommended Minimum** and an **Absolute Minimum** operating pulse width have been specified.

## **OPERATING FREQUENCY**

#### The Absolute Maximum Frequency

specification, tabulated in **Table 1**, determines the highest frequency of the delay line input signal that can be reproduced, shifted in time at the device output, with acceptable duty cycle distortion.

The **Recommended Maximum Frequency** specification determines the highest frequency of


the delay line input signal for which the output delay accuracy is guaranteed. To guarantee the 
 Table 1 delay accuracy for input frequencies
higher than the Recommended Maximum Frequency, the 3D7215 must be tested at the user operating frequency. Therefore, to facilitate production and device identification, the part number will include a custom reference designator identifying the intended frequency of operation. The programmed delay accuracy of the device is guaranteed, therefore, only at the user specified input frequency. Small input frequency variation about the selected frequency will only marginally impact the programmed delay accuracy, if at all. Nevertheless, it is strongly recommended that the engineering staff at DATA DELAY DEVICES be consulted.

# **OPERATING PULSE WIDTH**

The **Absolute Minimum Pulse Width** (high or low) specification, tabulated in **Table 1**, determines the smallest Pulse Width of the delay line input signal that can be reproduced, shifted in time at the device output, with acceptable pulse width distortion.

The **Recommended Minimum Pulse Width** (high or low) specification determines the smallest Pulse Width of the delay line input signal for which the output delay accuracy tabulated in **Table 1** is guaranteed.

To guarantee the **Table 1** delay accuracy for input pulse width smaller than the **Recommended Minimum Pulse Width**, the 3D7215 must be tested at the user operating





# **APPLICATION NOTES (CONT'D)**

pulse width. Therefore, to facilitate production and device identification, the **part number will include a custom reference designator** identifying the intended frequency and duty cycle of operation. The programmed delay accuracy of the device is guaranteed, therefore, only for the user specified input characteristics. Small input pulse width variation about the selected pulse width will only marginally impact the programmed delay accuracy, if at all. **Nevertheless, it is strongly recommended that the engineering staff at DATA DELAY DEVICES be consulted.** 

### POWER SUPPLY AND TEMPERATURE CONSIDERATIONS

The delay of CMOS integrated circuits is strongly dependent on power supply and temperature. The monolithic 3D7215 delay line utilizes novel

and innovative compensation circuitry to minimize the delay variations induced by fluctuations in power supply and/or temperature.

The thermal coefficient is reduced to 200 PPM/C, which is equivalent to a variation , over the 0C-70C operating range, of  $\pm$ 1% from the room-temperature delay settings and/or 1.0ns, whichever is greater. The **power supply** coefficient is reduced, over the 4.75V-5.25V operating range, to  $\pm$ 0.5% of the delay settings at the nominal 5.0VDC power supply and/or 0.5ns, whichever is greater. It is essential that the power supply pin be adequately bypassed and filtered. In addition, the power bus should be of as low an impedance construction as possible. Power planes are preferred.

# **DEVICE SPECIFICATIONS**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	V <sub>DD</sub>	-0.3	7.0	V	
Input Pin Voltage	V <sub>IN</sub>	-0.3	V <sub>DD</sub> +0.3	V	
Input Pin Current	I <sub>IN</sub>	-1.0	1.0	mA	25C
Storage Temperature	T <sub>STRG</sub>	-55	150	С	
Lead Temperature	T <sub>LEAD</sub>		300	С	10 sec

### **TABLE 2: ABSOLUTE MAXIMUM RATINGS**

### TABLE 3: DC ELECTRICAL CHARACTERISTICS

(-40C to 85C, 4.75V to 5.25V)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Static Supply Current*	I <sub>DD</sub>		1.5	mA	
Input Threshold Voltage	V <sub>TH</sub>	2.2	2.8	V	
High Level Input Current	I <sub>IH</sub>		1	μA	$V_{IH} = V_{DD}$
Low Level Input Current	IIL		1	μA	$V_{IL} = 0V$
High Level Output Current	I <sub>ОН</sub>		-4.0	mA	$V_{DD} = 5.0V$
					V <sub>OH</sub> = 4.0V
Low Level Output Current	I <sub>OL</sub>	4.0		mA	$V_{DD} = 5.0V$
					$V_{OL} = 0.4V$
Output Rise & Fall Time	T <sub>R</sub> & T <sub>F</sub>		2	ns	C <sub>LD</sub> = 5 pf

\*I<sub>DD</sub>(Dynamic) = 5 \*  $C_{LD}$  \*  $V_{DD}$  \* F

where:  $C_{LD}$  = Average capacitance load/tap (pf) F = Input frequency (GHz) Input Capacitance = 10 pf typical Output Load Capacitance ( $C_{LD}$ ) = 25 pf max

# SILICON DELAY LINE AUTOMATED TESTING

# **TEST CONDITIONS**

INPUT: Ambient Temperature: Supply Voltage (Vcc): Input Pulse:		OUTPUT: R <sub>load</sub> : C <sub>load</sub> : Threshold:	$10K\Omega\pm10\%$ 5pf $\pm$ 10% 2.5V (Rising & Falling)
Source Impedance: Rise/Fall Time: Pulse Width: Period:	50Ω Max. 3.0 ns Max. (measured between 1.0V and 4.0V ) $PW_{IN} = 1.5 \text{ x}$ Total Delay $PER_{IN} = 3.0 \text{ x}$ Total Delay	Device Under Test	$\begin{array}{c c} & & & \\ 10K\Omega & & & \\ & & & \\ 470\Omega & & & \\ & & & \\ & & & \\ & & & \\ \end{array}$

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.




Figure 2: Test Setup

