

SN65HVD61

SLLS770A-JANUARY 2007-REVISED FEBRUARY 2007

ControlNet[™] TRANSCEIVER

FEATURES

- Compatible With the ControlNet Standard
- I/O Operates From 2.5-V to 5-V Supply
- Receiver thresholds within –120mV to 120mV
- Receiver hysteresis >50mV
- Low Power Standby Mode
- Thermal Shutdown Protection
- Power-Up/Down Glitch-free Bus Inputs and Outputs
- Short-Circuit Protection on Outputs
- RoHS Compliant
- ControlNet Vendor ID 806

APPLICATIONS

- Industrial Networks
- Programmable Controllers
- Industrial Drives

DESCRIPTION

The SN65HVD61 is designed to meet the requirements for the driver and receiver circuitry of the ControlNet coaxial-based physical layer.

These devices are single-channel circuits with one transceiver for single node operation or distributed stand-alone applications.


The pull-or-pull transmitter circuit is designed to sink current from a center-tapped transformer, providing galvanic isolation from the shared bus.


These devices incorporate a differential receiver (RX) with the 120 mV sensitivity needed by ControlNet industrial applications.

A secondary receiver (CD) detects the presence of a valid positive differential signal.

The third signal receiver function (SIG) provides a scaled analog output which is proportional to the differential voltage between XF1 and XF3. This output can be used for diagnostic purposes.

FUNCTIONAL DIAGRAM







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN65HVD61 SLLS770A-JANUARY 2007-REVISED FEBRUARY 2007



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PART NUMBER	PACKAGE	MARKED AS
SN65HVD61	D	65HVD61
310317001	DR ⁽¹⁾	0000001

(1) R suffix indicates tape and reel

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

				VALUE	UNIT
V _{CC}	Supply voltage ⁽²⁾⁽³⁾			– 0.3 to 6	V
V _{DD}	Supply voltage ⁽⁴⁾			-0.3 to 6	V
	Logic input voltage range (TX, TXBAR, TXEN, CHEN)			-0.5 to 6	V
	Bus terminal voltage range (X	-22 to +22	V		
	Logic input current, (TX, TXBA	-20 to 20	mA		
	Bus terminal current (XF1, XF	Internally limited			
	Receiver output current (RX, C	±15	mA		
		Luman Rady Madal (4)	Bus pins (XF1, XF3)	16	kV
		Human Body Model ⁽⁴⁾	All other pins	4	kV
	Electrostatic discharge	Charged Device Model ⁽⁵⁾	All = 1 = -	1500	V
		Machine Model (6)	All pins	200	V
Τ _J	Junction temperature (see (7)	below regarding thermal shutdown)		170	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) DGND and CGND should be connected to a common ground plane external to the device. All voltage values, except differential I/O bus voltages, are with respect to the ground plane

V_{CC} and V_{DD} lower limits are DC conditions, see application information regarding start-up transients. (3)

Tested in accordance JEDEC Standard 22, Test Method A114-A. (4)

Tested in accordance JEDEC Standard 22, Test Method C101. Tested in accordance JEDEC Standard 22, Test Method A115-A. (5)

(6)

If the internal junction temperature exceeds 170°C, a thermal shutdown function will disable the transmitter. (7)

DISSIPATION RATINGS

CIRCUIT BOARD MODEL ⁽¹⁾	T _A ≤ 25°C	DERATING FACTOR ⁽²⁾ ABOVE T _A = 25°C	T _A = 65°C	T _A = 100°C
Low-K	625 mW	5 mW/°C	425 mW	250 mW
High-K	1180 mW	9.5 mW/°C	800 mW	475 mW

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages. For additional information about JEDEC thermal models, see Texas Instruments Application Note Thermal Characteristics of Logic and Linear Packages using JEDEC PCB Designs (SZZA017).

(2) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V_{CC}	Analog supply voltage ⁽¹⁾		4.75	5	5.25	V
V_{DD}	Input/Output supply voltage ⁽²⁾		2.375		5.25	V
VIH	High-level logic input voltage	TX, TXBAR, TXEN, CHEN	0.7×VDD		VDD	V
V_{IL}	Low-level logic input voltage	TA, TABAR, TAEN, CHEN	0		0.3×VDD	
	Bus pin common-mode voltage	(VXF1 + VXF3) / 2	4.75		5.25	V
	Voltage at any bus terminal (XF1, XF3)		-10		15	V
	Transmitter peak output current (XF1, XF3)			130	150	mA
I _{OH}	High-level logic output current	RX, CD	-8			~ ^
I _{OL}	Low-level logic output current	KA, CD			8	mA
	Output current	SIG	-1		1	mA
T _A	Operating free-air temperature		-40		100	°C
TJ	Junction temperature	tion temperature			150	°C
	Signaling rate			10		Mbps
	Relative humidity (non-condensing))			95%	

A power-shutdown feature keeps the device disabled when the voltage at V_{CC} is below 2.1 V.
The I/O ring voltage for this device (V_{DD}) should be the same as the power supply voltage for the controller with which it interfaces. In the case where the voltages are different, designers must consider the logic threshold compatibility between devices.

SLLS770A-JANUARY 2007-REVISED FEBRUARY 2007



ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITION	S	MIN	TYP ⁽¹⁾	MAX	UNIT
BUS PINS	(XF1, XF3)						
V _{OL(TX)}	Transmitter output low voltage		T > 0°C		0.9	1.25	
		Connect to V_{CC} through 37.5 Ω , ±1% resistor	$T \ge 40^{\circ}C$			1.35	V
V _{OH(TX)}	Transmitter output high voltage	57.5 22, ±170 16515101	T ≥– 40°C	V _{CC} -0.1	V _{CC}		
V _{O(OFF)}	Transmitter off noise level, XF3-XF1	$R_L = 37.5 \Omega$, 0 to 20 MHz BW, TX a idle, CHEN and TXEN inputs LO	and TXBAR inputs			5	mV
V _{SW(PP)}	Receiver-to-bus reflection, peak-to-peak	R1=R2=50 Ω, C1=C2=15pF, See F	igure 3			200	mV
V _{TH+}	Positive-going differential input threshold voltage	4.75V < Vcm < 5.25			35	120	mV
V _{TH-}	Negative-going differential input threshold voltage	4.75V < Vcm < 5.25		-120	-35		mV
V _{hys}	Hysteresis voltage (V _{TH+} - V _{TH-})	4.75V < Vcm < 5.25, RX output		50	70		mV
V _{CD}	Carrier detect threshold voltage, (XF3–XF1)	4.75V < Vcm < 5.25		23	175	255	mV
	Bus terminal input leakage current	V _I = 10V, TXEN at 0V, Other input at –10V to 10 V				1.2	mA
I _I	bus terminar input leakage current	V _I = -10V, TXEN at 0V Other input at -10V to 10 V		-1.7			IIIA
I _{I(off)}	Bus terminal input leakage current	V_{CC} < 2V, V_I = -10V to 10V Other input at -10 V to 10 V		-1.7		1.2	mA
los	Short-circuit output current	$0 < V_O < V_{CC}$		-400		400	mA
R _{IN}	Bus terminal input resistance	$V_I = -10V$ to 10V, Other input at CGND, DC		12			kΩ
C _{IN}	Differential input capacitance (XF1-to-XF3)	10 MHz AC test frequency, 1Vp-p amplitude using HP4194A or equivalent impedance analyzer, V_{CC} = 0V			7	11	pF
LOGIC INF	PUTS (TX, TXBAR, TXEN,CHEN)						
I _I	Logic input current	TX, TXBAR, TXEN, CHEN		-100		100	μΑ
I _{I(off)}	Logic input power-off current	V _{DD} at 0 V, TX,TXBAR, TXEN, CHEN			-100	100	μΑ
LOGIC OU	JTPUTS (RX, CD)						
V		C _L = 15 pF		0.8×V _{DD}			V
V _{OH}	Logic output voltage, high level	$I_O = -4 \text{ mA}, V_{DD} > 3V$		2.4			v
V		C _L = 15 pF				$0.2 \times V_{DD}$	V
V _{OL}	Logic output voltage, low level	I _O = 4 mA				0.4	v
I _{oz}	Logic output high-impedance-state current	RX, CD, $0 < V_0 < V_{DD}$		-20		20	μΑ
I _{O(off)}	Logic output power-off current	V_{DD} at 0 V, 0 < V_{O} < 5.25V		-1		1	mA
SIGNAL S	TRENGTH PIN (SIG)					·	
V _{SIG(0)}	SIG output voltage with zero differential input voltage	$R_L = 5 \ k\Omega$		1.125	1.25	1.375	V
GAIN _{SIG}	SIG gain $\Delta V_0 / \Delta V_{1D}$	V _{ID} switching at 10 Mbps, 20 MHz bandwidth, See Figure 10		70	100	130	mV/V
POWER S	UPPLY PINS (V _{CC} , CGND, VDD, DGND)						
	Analog supply current (dynamic)	CHEN and TXEN at logic high, No	load		36	65	
I _{cc}	Analog supply current, chip disabled	CHEN at logic low			1.8	3	mA
	Analog supply current, Lowest power conditions	CHEN at DGND, TX and TXBAR at	t V _{DD}		0.8	2	
	I/O supply current, I/O, dynamic	CHEN at logic high, no load				5	mA
I _{DD}	I/O supply current, I/O, chip disabled	CHEN at logic low				10	μA

(1) All typical values are at 25°C and with a 5 V supply. For typical values with a 3.3V supply, refer to the TYPICAL CHARACTERISTICS curves.

SWITCHING CHARACTERISTICS

over operating recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		ТҮР	MAX	UNIT
TRANS	MITTER						
t _r	Output rise time (10%-to-90%) differential				20	30	
t _f	Output fall time (90%-to-10%) differential	$R_{L} = 37.5 \Omega, C_{L} = 15 \text{ pF}, \text{ CHEN and}$			20	30	
t _{PLH}	Propagation delay time, low-to-high-level differential output				22	50	ns
t _{PHL}	Propagation delay time, high-to-low-level differential output	TXEN at logic high,	See Figure 1 ⁽¹⁾		24	50	115
t _{sk(p)}	Pulse skew, differential (XF3-XF1) t _{PLH} – t _{PHL}	-	-		2	5	
t _{OUT} SKEW	Output delay skew, $t_{\text{pON}} - t_{\text{pOFF}},$ single-ended outputs	R _L = 37.5 Ω, C _L = 1	5 pF, CHEN and	0	7	12	
t _{ON} -t _{OFF}	Symmetry, turn-on-time-to-turn-off-time, 10%/90%, each single-ended output	TXEN at logic high, See Figure 2		0	9	12	ns
t _{PZL}	Propagation delay time, disabled-to-low-level output		TXEN changing,			250	
t _{PLZ}	Propagation delay time, low-level-to-disabled-output	$R_{L} = 37.5 \Omega,$	CHEN at VDD			400	20
t _{PZL}	Propagation delay time, disabled-to-low-level output	$-C_L = 15 \text{ pF}, \text{ See}$ Figure 4	CHEN changing,			400	ns
t _{PLZ}	Propagation delay time, low-level-to-disabled-output		TXEN at VDD			400	
SR	Output differential slew rate	See Figure 1				1	V/ns
	Transmit jitter, differential	10 Mbps Manchester-code			2.5		ns
RECEIV	ERS (RX and CD)						
t _r	Output rise time (10%-to-90%)			1	2	20	
t _f	Output fall time (90%-to-10%)			1	2	20	
t _{PLH}	Propagation delay time, low-to-high-level output	$V_{ID} = \pm 2.5V,$ $R_L = 1 k\Omega,$			25	35	
t _{PHL}	Propagation delay time, high-to-low-level output	$C_L = 15 \text{ pF},$			25	35	ns
		See Figure 5	RX		0.2	3.5	
t _{sk(p)}	Pulse skew t _{PLH} t _{PHL}		CD			7	
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	$V_{ID} = -2.5V, R_L = 1$	$k\Omega$, $C_L = 15 \text{ pF}$,			1000	
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output	See Figure 6				40	ns
t _{PZH}	Propagation delay time, high-impedance-to-high-level output	$V_{ID} = 2.5V, R_L = 1k$	Ω, C _L = 15 pF,			1000	
t _{PHZ}	Propagation delay time, high-level-to-high- impedance output	See Figure 7				40	ns
	Receive jitter	10 Mbps Manchest	er-code		0.5		

(1) 30 ns maximum represents the worst-case allowable rise/fall time when connected to a transformer-coupler network.






Figure 1. Transmitter Differential Switching Characteristics




Figure 2. Transmitter Single-Ended Switching Characteristcs

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 3. Receiver-to-Bus Reflection Measurement




Figure 4. Transmitter Enable/Disable Test Circuits and Characteristics

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 5. Test Circuit and Signal Waveforms, Receiver and Carrier Detect




Figure 6. Test Circuit and Signal Waveforms, Receiver Enable and Disable With Low Bus Input

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 7. Test Circuit and Signal Waveforms, Receiver Enable and Disable With High Bus Input

		TRANS	MITTER		
	INP	UTS		OUT	PUTS
CHEN	TXEN	ТХ	TXBAR	XF1	XF3
L or OPEN	Х	Х	Х	Z	Z
Н	L or OPEN	Х	Х	Z	Z
	Н	L or OPEN	L or OPEN	Z	Z
		L or OPEN	Н	Z	L
		Н	L or OPEN	L	Z
	H ⁽¹⁾	H ⁽¹⁾	H ⁽¹⁾	L(1)	L(1)


FUNCTION TABLES

(1) This combination is not supported and should be avoided in ControlNet applications

RECEIVER					
	INPUTS				
CHEN	XF1, XF3	CONDITION	RX		
L or OPEN	Х	Chip disabled	Z		
Н	$(V_{XF3} - V_{XF1}) < V_{TH-}$	Negative signal	L		
	$V_{TH-} < (V_{XF3} - V_{XF1}) < V_{TH+}$	No signal	?		
	$V_{TH+} < (V_{XF3} - V_{XF1})$	Positive signal	Н		


CARRIER DETECT					
	INPUTS				
CHEN	XF1, XF3	CONDITION	CD		
L or OPEN	Х	Chip disabled	Z		
	$(V_{XF3} - V_{XF1}) < V_{CD}$	Carrier not detected	L		
	$V_{CD} < (V_{XF3} - V_{XF1})$	Carrier detected	Н		





Submit Documentation Feedback







APPLICATION INFORMATION

THERMAL SHUTDOWN

In most cases, the device's internal junction temperature will not reach the thermal shutdown temperature if operated within the recommended operating conditions. However, during fault conditions, such as driver short-circuit, the junction temperature may reach the thermal shutdown limit. This also depends on the thermal characteristics of the device mounting, the circuit board, and environmental factors. After the device reaches the thermal shutdown temperature, the driver outputs will be disabled, and the device will cool down. If the short-circuit is still present when the drivers are re-enabled, this *thermal shutdown cycle* will repeat until the short-circuit fault is removed.

For long-term reliability, the package power dissipation must not exceed the values in the data sheet POWER DISSIPATION RATINGS for extended periods.

POWER-UP TRANSIENTS

The absolute maximum ratings for Vcc and Vdd specify the limits for these supplies. During initial power-on, these supply voltages may instantaneously drop below the given lower limit. Designers should consider that diodes in the circuitry will begin to turn on if the voltage becomes too negative, and that damage may occur if these diodes dissipate significant power internal to the device. The actual threshold for possible damage is a function of both undervoltage magnitude and undervoltage transient duration. Further, the allowable undervoltage transient conditions depend on factors such as device junction temperature and power supply source impedance.

THERMAL CHARACTERISTICS OF IC PACKAGES

Junction-to-Ambient Thermal Resistance (θ_{JA}) is defined as the difference in junction temperature to ambient temperature divided by the operating power. θ_{JA} is NOT a constant and is a strong function of

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 θ_{JA} can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures. θ_{JA} is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives average in-use condition thermal performance and consists of a single trace layer 25 mm long and 2-oz thick copper. The high-k board gives best case in-use condition and consists of 2 1-oz buried power planes with a single trace layer 25 mm long with 2-oz thick copper. A 4% to 50% difference in θ_{JA} can be measured between these two test cards

Junction-to-case thermal resistance (θ_{JC}) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 θ_{JC} is a useful thermal characteristic when a heatsink is applied to package. It is NOT a useful characteristic to predict junction temperature as it provides pessimistic numbers if the case temperature is measured in a non-standard system and junction temperatures are backed out. It can be used with θ_{JB} in 1-dimensional thermal simulation of a package system.

Junction-to-board thermal resistance (θ_{JB}) is defined to be the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold–plate structure. θ_{JB} is only defined for the high-k test card.

APPLICATION INFORMATION (continued)

 θ_{JB} provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system.

	JEDEC High-K Model	JEDEC Low-K Model
θ _{JA}	105.7°C/W	199.5°C/W
θ _{JB}	52.3	52.3
θ _{JC}	56.32°C/W	56.32°C/W




Figure 11. Thermal Resistance

Additional information about thermal metrics for integrated circuits is available in the Texas Instruments Application Note *IC Package Thermal Metrics* (SPRA953).

ControlNet APPLICATION

In a typical ControlNet application, several nodes will be connected to a common bus, as shown in Figure 12. At any time, only one node should actively drive the bus; all active nodes continually receive the bus state. The node which is actively driving the bus will sink current through either the XF1 or XF3 terminal, causing the voltage on the bus to be either differential high or differential low.




Figure 12. Typical ControlNet Application

SN65HVD61

SLLS770A-JANUARY 2007-REVISED FEBRUARY 2007



SYSTEM-LEVEL EMC PROTECTION

The ControlNet network is intended to operate reliably in harsh industrial environments. At a system level, the network is tested according to several international electromagnetic compatibility (EMC) standards. The requirements are summarized in the Table 1 and Figure 13.

Table 1. EMC Standard Requirements

EMC STANDARD	DESCRIPTION OF TEST METHOD	LEVEL
IEC 61000-4-2	Electro Static Discharge (ESD) Immunity	6 kV Contact 8 kV Air-Gap
IEC 61000-4-3	Radiated Radio Frequency (RF) Immunity	10V/m at 80 MHz to 2.7GHz
IEC 61000-4-4	Fast Transients / Burst Immunity	1 kV
IEC 61000-4-5	Surge Immunity	1 kV
IEC 61000-4-6	Conducted Radio Frequency (RF) Immunity	10V at 150 kHz to 80 MHz




Figure 13. Simplified Test Set-Up for EMC Standards

DRIVER FUNCTIONS

The ControlNet standard requires the transmitter to generate a signal with nominal amplitude of 8.2Vpp into a 37.5 Ω load. This applies to the double-terminated coax bus as shown in Figure 12. Rise and fall times should not exceed 30 nsec, and the signal slew rate should not exceed 1 V/nsec. Transmit signal distortion (ringing, droop, overshoot) should not exceed 10% of the peak-to-peak amplitude.

RECEIVER FUNCTIONS

The function of the primary receiver (RX) and the carrier detect (CD) depends on the signals XF1 and XF3. The purpose of RX is to indicate the status of the two ControlNet bus lines, based on the signals XF1 and XF3. If the voltage at XF3 is greater than the voltage at XF1, then the bus state is positive, and RX should output a HIGH voltage. This corresponds to a Phy_1 symbol. If the voltage at XF3 is less than the voltage at XF1, then the bus state is negative, and RX should output a LOW voltage. This corresponds to a Phy_0 symbol. See Figure 14. Note that the allowable variation in V_{TH-} , V_{TH+} , and V_{CD} is specified in the ELECTRICAL CHARACTERISTICS table.





Figure 14. RX and CD Functions

SIGNAL STRENGTH OUTPUT

Vsig should be sampled at the beginning of a transmission in the preamble portion of the ControlNet Frame. This portion is the same for all nodes with the exception of the amplitude. Sampling Vsig in the preamble will provide the most consistent measurement. Further oversampling coupled with multiple frame sampling may provide further cable diagnostics such as identifying reflections due to cable breaks. By sampling multiple times in the preamble of a packet the distance to the break or short may be calculated.

D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AB.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated