

# 8-CHANNEL SPEECH+MELODY PROCESSOR (BandDirector<sup>TM</sup> Series)

### Table of Contents-

1.	GEN	ERAL DESCRIPTION	. 2
2.	FEAT	URES	. 3
3.	PIN D	DESCRIPTION	. 4
4.	BLO	CK DIAGRAM	. 5
5.	ELEC	CTRICAL CHARACTERISTICS	. 6
	5.1	Absolute Maximum Ratings	. 6
	5.2	D.C. Characteristics	. 6
	5.3	A.C. Characteristics	. 7
6.	TYPI	CAL APPLICATION CIRCUITS	. 8
	6.1	W567S010~S030	. 8
	6.2	W567S040~S060	. 9
	6.3	W567S080~S341	10
	6.4	W567S301/S341 with ADC Application	11
7.	REVI	SION HISTORY	12



#### 1. GENERAL DESCRIPTION

The W567Sxxx is a powerful microcontroller (uC) dedicated to speech and melody synthesis applications. With the help of the embedded 8-bit microprocessor & dedicated H/W, the W567Sxxx can synthesize 8-channel speech+melody simultaneously.

The two channels of synthesized speech can be in different kinds of format, for example ADPCM and MDPCM. The W567Sxxx can provide 8-channel high-quality *WinMelody***<sup>TM</sup>**, which can emulate the characteristics of musical instruments, such as piano and violin. The output of speech/melody channels are mixed together through the on-chip digital mixer to produce colorful effects. The mixer is further processed to drive dual speakers with stereo effects. With these hardware resources, the W567Sxxx is very suitable for high-quality and sophisticated scenario applications.

The W567Sxxx is also capable of transmitting infrared (IR) signals with on-chip carrier generator. As a result, toys can be designed to interact with each other for more play values. A serial interface can be supported as external memory for memory expansion or content-updateable applications.

Besides, the W567Sxxx is equipped with a 4-channel Analog-to-Digital Converter (ADC). With ADC, a toy can respond to environment conditions such as temperature or pressure via sensory devices. Therefore, toys with ADC can behave vividly than ever before.

The W567Sxxx family contains several items with different playback duration as shown below: (@5-bit MDPCM algorithm, 6 KHz sampling rate)

ltem	W567S010	W567S015	W567S020	W567S025	W567S030	W567S040
*Duration	14 sec.	18 sec.	27 sec.	31 sec.	35 sec.	52 sec.
ltem	W567S060	W567S080	W567S100	W567S120	W567S150	W567S170
Duration	60 sec.	104 sec.	116 sec.	129 sec.	163 sec.	197 sec.
ltem	W567S210	W567S260	W567S301	W567S341		
Duration	232 sec.	265 sec.	300 sec.	334 sec.		

Note: \*: The duration time is based on 5-bit MDPCM at 6 KHz sampling rate. The firmware library and timber library have been xcluded from user's ROM space for the duration estimation.

#### Finbond Electronics Corp.

### 2. FEATURES

- Wide range of operating voltage:
  - 8 MHz @ 3.6 volt ~ 5.5 volt
  - 4 MHz @ 2.4 volt ~ 5.5 volt
- Power management:
  - 4 ~ 8 MHz system clocks, with Ring type
  - Stop mode for stopping all IC operations
- Provides up to 8 inputs and 24 I/O pins
- Current-type Digital-to-Analog Converter (DAC):
  - (8+2)-bit resolution with programmable output current
  - 2 speaker outputs for stereo applications
- F/W speech synthesis with multiple format support: ADPCM/MDPCM/PCM
- 2 speech synthesis<sup>1</sup> channels at programmable sample rate
- 8 melody channels that can emulate characteristics of musical instruments
- 8-input/10-bit-resolution Mixer can mix the speech and melody signals flexibly
- Dynamic control of the channel assignment to the dual speaker output for stereo effects
- Built-in IR carrier generation circuit for simplifying firmware IR application
- 4-channel ADC interface (W567S301~S341) with maximum 4-KHz sampling rate and 6-bit effective resolution
- Built-in 9 timers for speech/melody synthesis and general purpose applications
- Built-in 10\*7 multiplier
- Built-in Watch-Dog Timer (WDT) and Low Voltage Reset (LVR)
- Built-in 32KHz crystal oscillator with divider for time-keeping application in W567S080 ~ S341
- Built-in Serial Interface Manager (SIM) in W567S080 ~ S341
- Support PowerScript for developing codes in easy way
- Full-fledged development system
  - Source-level ICE debugger
  - Event synchronization mechanism
  - Compatible with W566B/C & W588S system
  - User-friendly GUI environment
- Available package form: (COB is essential)
  - W567S010, S015, S020, S025, S030: LQFP48
  - W567S040, S060: <u>QFP64</u>
  - W567S080 ~ S120: <u>LQFP80</u>
  - W567S150 ~ S341: <u>LQFP100</u>

<sup>&</sup>lt;sup>1</sup> More speech channels are available for 8-bit PCM format in the remaining melody channels.




### 3. PIN DESCRIPTION

PIN NAME	I/O	FUNCTION	
RESETB	In	IC reset input, low active.	
XIN	In	32 KHz crystal oscillator with divider for time-keeping application	
XOUT	Out	32 KHz crystal oscillator with divider for time-keeping application	
OSC	In	Main-clock oscillation input. Only Ring type is used. Connect to GND via the oscillation resistor.	
IP0[3:0] / IP0[7:4]	In	General input port with pull-high selection. Each 2 input pins can be programmed to generate interrupt request and used to release IC from STOP mode.	
IF 0[7.4]		IP0[3:0] are used as the input of ADC. IP0.0 is the input pin of channel 0 and IP0.3 is the input pin of channel 3, and so on.	
BP0[7:0]	I/O	General input/output pins. When used as output pin, it can be open-drain or CMOS type and it can sink 8mA for high-current applications. When used as input pin, there may have a pull-high option and generate interrupt request to release IC from STOP mode.	
		When BP0[7] is used as output pin, it can be the IR transmission carrier for IR applications.	
BP1[7:0]	I/O	General input/output pins. When used as output pin, it can be open-drain or CMOS type. When used as input pin, there may have a pull-high option and generate interrupt request to release IC from STOP mode.	
		When serial interface is enabled, BP1[6:4] are used as serial interface pins.	
BP2[7:0]	I/O	General input/output pins. When used as output pin, it can be open-dra or CMOS type. When used as input pin, there may have a pull-high opt and generate interrupt request to release IC from STOP mode.	
<sup>2</sup> VRB	Out	Reference-bottom voltage of ADC. Theoretically, the converted codes 0 ~ 255 will be uniformly distributed between VRB and AVDD. Voltages below VRB will be mapped to code 0.	
<sup>2</sup> CIN	In	Capacitor input for ADC.	
<sup>2</sup> COUT	Out	Capacitor output for ADC.	
<sup>2</sup> AVDD	Out	ADC regulator output voltage.	
DAC0	Out	Current type DAC speaker output 0.	
DAC1	Out	Current type DAC speaker output 1.	
TEST	In	Test input, internally pulled low. Do not connect during normal operation.	
V <sub>DD</sub>	Power	Positive power supply for $\mu P$ and peripherals.	
V <sub>SS</sub>	Power	Negative power supply for $\mu P$ and peripherals.	
<sup>3</sup> VDDOSC	Power	Positive power supply for oscillation.	
<sup>3</sup> VSSOSC	Power	Negative power supply for oscillation.	
<sup>2</sup> VDDA	Power	Positive power supply for ADC module.	
<sup>2</sup> VSSA	Power	Negative power supply for ADC module.	

 <sup>&</sup>lt;sup>2</sup> Only W567S301~S341 provides these pins for ADC application.
<sup>3</sup> In order to get a stable oscillating frequency, W567S080~S341 provides these pins for power supply.



### 4. BLOCK DIAGRAM





### 5. ELECTRICAL CHARACTERISTICS

#### 5.1 Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Supply Voltage to Ground Potential	-0.3 to +7.0	V
D.C. Voltage on Any Pin to Ground Potential	-0.3 to V <sub>DD</sub> +0.3	V
Operating Temperature	0 to +70	۵°
Storage Temperature	-55 to +150	٦°

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

#### 5.2 D.C. Characteristics

PARAMETER	SYM.	TEST CONDITIONS	SPEC.			UNIT
PARAMETER		TEST CONDITIONS	Min.	Тур.	Max.	UNIT
Operating Voltage	$V_{DD}$	F <sub>SYS</sub> = 4 MHz	2.4	-	5.5	V
Operating voltage	VDD	F <sub>SYS</sub> = 8 MHz	3.6	-	5.5	V
Operating Current	I <sub>OP</sub>	F <sub>SYS</sub> = F <sub>M</sub> , normal operation	-	15	20	mA
Standby Current	I <sub>SB</sub>	STOP mode	-	1	2	μA
32KHz Crystal current	132K	F <sub>OSC</sub> disable, No load, Wake up frequency: 2Hz	-	6	15	μA
Input Low Voltage	VIL	All input pins	$V_{SS}$	-	$0.3 V_{DD}$	V
Input High Voltage	V <sub>IH</sub>	All input pins	$0.7 V_{\text{DD}}$	-	V <sub>DD</sub>	V
Output Low Current	I <sub>OL</sub>	V <sub>OUT</sub> = 0.4V, all output pins except BP0	-	-	4	mA
		V <sub>OUT</sub> = 0.4V, BP0 only	-	-	8	mA
Output High Current	I <sub>OH</sub>	$V_{OUT}$ = 2.4V, all output pins	-4	-	-	mA
DAC Full Scale Current	I <sub>DAC</sub>	$V_{DD}$ = 4.5V, RL = 100 $\Omega$	-2.4 -4.0	-3.0 -5.0	-3.6 -6.0	mA
ADC Analog Input Voltage	V <sub>AN</sub>		$V_{RB}$	-	AVDD	V
ADC Reference-Bottom Voltage	$V_{RB}$	$I_{RB} \leq ~6~mA$	0.6	0.8	1.0	V
ADC Input Impendence	$R_{ADC}$		30	-	-	MΩ
Operation Current of Low Voltage Reset	I <sub>LVR</sub>	VDD = 4.5V			60	uA
Pull High Resistance	R <sub>IN</sub>	All input pins except RESETB	200	-	-	KΩ
_		RESERB	100	-	-	KΩ

(V\_DD-V\_SS = 4.5 V,  $F_M$  = 8 MHz, Ta = 25°C, No Load unless otherwise specified)



### 5.3 A.C. Characteristics

PARAMETER	SYM	SYM. TEST CONDITIONS		SPEC.		
	<b>3</b> T WI.		Min.	Тур.	Max.	UNIT
Main-Clock	F <sub>M</sub>	Ring type, *Rosc = 300 K $\Omega$	3.6	4	4.4	MHz
Main-Clock	I M	Ring type, *Rosc = 150 K $\Omega$	7.2	8	8.8	
Cycle Time	T <sub>CYC</sub>	F <sub>SYS</sub> = 8 MHz	125	-	DC	nS
Main-Clock Wake-up Stable Time	$T_{WSM}$	Ring type, R = 160 K $\Omega$	-	3	5	mS
Main-Clock Frequency Deviation, Ring type	$\frac{\Delta F}{F}$	<u>Fмах - Fmin</u> Fmin	-	3	7.5	%
RESETB Active Width	T <sub>RES</sub>	After $F_{SYS}$ stable	4	-	-	T <sub>CYC</sub>
ADC Resolution		Fixed AVDD <sup>4</sup>	-	-	6	bits
ADC Resolution		AVDD = 3.6 ~ 5.5V	-	-	5	bits
ADC Accuracy	E <sub>bit</sub>		-	-	±1	LSB
	C	Conversion rate = 8 KHz, F <sub>SYS</sub> = 4 MHz	-	2000	-	pF
ADC Capacitor	C <sub>ADC</sub>	Conversion rate = 16 KHz, $F_{SYS}$ = 8 MHz	_	1000	-	pF
ADC Conversion Time	T <sub>CON</sub>		512/F <sub>M</sub>	-	32K/F <sub>M</sub>	μS
ADC Stable Time	T <sub>ADS</sub>	AVDD = VDD = 3V	-	-	2	μS

(V<sub>DD</sub>-V<sub>SS</sub> = 4.5 V,  $F_M$  = 8 MHz, Ta = 25°C; No Load unless otherwise specified)


\*: Typical ROSC value for each part number should refer to design guide.

 $<sup>^4~</sup>$  AV\_{DD} is a fixed voltage, for example AV\_{DD} = 3.6V, 4.5V, or 5.5V.



### 6. TYPICAL APPLICATION CIRCUITS


#### 6.1 W567S010~S030



- 1. The typical value of Rosc is 150 K $\Omega$  for 8MHz and 300 K $\Omega$  for 4MHz and should be connected to GND (V<sub>SS</sub>).
- 2. Please refer to design guide to get typical Rosc value for each part number.
- 3. The Rs value is suggested in  $270\Omega \sim 1K\Omega$  to limit too large DAC output current flowing into transistor.
- 4. The capacitor,  $4.7\mu$ F, shunts between V<sub>DD</sub> and GND is necessary as power stability. But the value of capacitor is depend on the application.
- 5. The above application circuits are for reference only. No warranty for mass production.




#### 6.2 W567S040~S060



- 1. The typical value of Rosc is 160 K $\Omega$  for 8MHz and 330 K $\Omega$  for 4MHz and should be connected to GND (V<sub>ss</sub>).
- 2. Please refer to design guide to get typical Rosc value for each part number.
- 3. The Rs value is suggested in  $270\Omega \sim 1K\Omega$  to limit too large DAC output current flowing into transistor.
- 4. The capacitor, 4.7uF, shunts between  $V_{\text{DD}}$  and GND is necessary as power stability. But the value of capacitor is depend on the application.
- 5. The above application circuits are for reference only. No warranty for mass production.




#### 6.3 W567S080~S341



- 1. The typical value of Rosc is 150 K $\Omega$  for 8MHz and 300 K $\Omega$  for 4MHz and should be connected to GND (V<sub>SS</sub>).
- 2. Please refer to design guide to get typical Rosc value for each part number.
- 3. For W567S080~S341, VSSOSC should be connected to  $V_{\mbox{\scriptsize SS}}$ ; and VDDOSC should be connected to  $V_{\mbox{\scriptsize DD}}$  in PCB layout.
- 4. The Rs value is suggested in  $270\Omega \sim 1K\Omega$  to limit too large DAC output current flowing into transistor.
- 5. The  $10\Omega$  and  $0.1\mu$ F between V<sub>DD</sub>, VDDOSC and GND are optional to filter power noise.
- 6. The capacitor,  $4.7\mu$ F, shunts between V<sub>DD</sub> and GND is necessary as power stability. But the value of capacitor is depend on the application.
- 7. The above application circuits are for reference only. No warranty for mass production.



#### 6.4 W567S301/S341 with ADC Application



- 1. The typical value of Rosc is 150 K $\Omega$  for 8MHz and 300 K $\Omega$  for 4MHz and should be connected to GND (V<sub>ss</sub>).
- 2. Please refer to design guide to get typical Rosc value for each part number.
- 3. For W567S301~S341, VSSA and VSSOSC should be connected to  $V_{SS};$  and VDDA and VDDOSC should be connected to  $V_{DD}$  in PCB layout.
- 4. The Rs value is suggested in  $270\Omega \sim 1K\Omega$  to limit too large DAC output current flowing into transistor.
- 5. The  $10\Omega$  and  $0.1\mu F$  between  $V_{\text{DD}},$  VDDOSC and GND are optional to filter power noise.
- 6. The capacitor,  $4.7\mu F$ , shunts between  $V_{DD}$  and GND is necessary as power stability. But the value of capacitor is depend on the application.
- 7. The above application circuits are for reference only. No warranty for mass production.



### 7. REVISION HISTORY

REVISION	DATE	MODIFICATIONS		
A1	April 2002	Preliminary release.		
		W567S020 created.		
A2	July 11, 2002	2 speech channels for entire series.		
		Wording modification.		
A3	July 31, 2002	Modify pin description		
AJ	July 31, 2002	Modify DC/AC electrical characteristics		
A4	Oct. 15, 2002	Remove SIM out of from W567S040 ~ S060		
A4	001. 15, 2002	Define ROSC value in AC ELECTRICAL CHARACTERI		
٨٥	Nov. 15, 2002	Page 2, provides up to 8 input pins		
A5		Page 2, available package		
	May 15, 2003	Add a table to show all W567Sxxx duration in page 1		
		Add <i>PowerScript<sup>™</sup></i> function in feature list		
A6		Update available package		
		Rename RTC as 32 KHz crystal		
		Update application circuit		
	Sep 10, 2003	Change part number W567S300 as W567S301		
A7		Change part number W567S340 as W567S341		
		Page 3, add Low Voltage Detect (LVD) feature		
A8	Oct. 15, 2003 Update application circuit and notes.			
A9	Nov 17, 2003	Rename VDD1 to VDDOSC in the Pin Description		
Ay		Update application circuit and notes.		
A10	March 16, 2004	Change the name Low-Voltage-Detect (LVD) to Low-Voltage-Reset (LVR).		
A11	June 15, 2004	Add the operation current of Low-Voltage-Reset.		





#### Headquarters No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.winbond.com.tw/

Taipei Office 9F, No.480, Rueiguang Rd., Neihu District, Taipei, 114, Taiwan, R.O.C. TEL: 886-2-8177-7168 FAX: 886-2-8751-3579 Winbond Electronics Corporation America 2727 North First Street, San Jose, CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441798

Winbond Electronics Corporation Japan 7F Daini-ueno BLDG, 3-7-18 Shinyokohama Kohoku-ku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800 Winbond Electronics (Shanghai) Ltd. 27F, 2299 Yan An W. Rd. Shanghai, 200336 China TEL: 86-21-62365999 FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.

> Publication Release Date: June 15, 2004 Revision A11