

WCMC1616V9X

Features


- 1T Cell, PSRAM Architecture
- High speed: 70 ns
- Wide Voltage range:
 - -V_{CC} range: 2.7V to 3.3V
- · Low active power
 - Typical active current: 2 mA @ f = 1 MHz
 - -Typical active current: 13 mA @ f = f_{MAX}
- Low standby power
- · Automatic power-down when deselected

Functional Description^[1]

The WCMC1616V9X is a high-performance CMOS pseudo static RAMs (PSRAM) organized as 1M words by 16 bits that supports an asynchronous memory interface. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery LifeTM

1Mb x 16 Pseudo Static RAM

(MoBL[®]) in portable applications such as cellular telephones. The device can be put into standby mode reducing power consumption by more than 99% when deselected using CE LOW, CE₂ HIGH or both BHE and BLE are HIGH. The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected (CE HIGH, CE 2 LOW OE is deasserted HIGH), or during a write operation (Chip Enabled and Write Enable WELOW). The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling even when the chip is selected (Chip Enable CE LOW, CE₂ HIGH and both BHE and BLE are LOW). Reading from the device is accomplished by asserting the Chip Enables (CE LOW and CE₂ HIGH) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the Truth Table for a complete description of read and write modes.




Note:

1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



Pin Configuration^[2, 3, 4]



Note:

- DNU pins are to be left floating or tied to Vss. Ball H6 is the address expansion pin for the 32Mb density. NC "no connect" not connected internally to the die. 2. 3. 4.



Maximum Ratings

| (Above which the useful life may be impaired. For user guide-lines, not tested.) |
|--|
| Storage Temperature65°C to +150°C |
| Ambient Temperature with |
| Power Applied40°C to +85°C |
| Supply Voltage to Ground Potential0.4V to 4.6V |

| DC Voltage Applied to Outputs | |
|--|---------------|
| in High-Z State ^[5, 6, 7] | 0.4V to 3.3V |
| DC Input Voltage ^[5, 6, 7] | –0.4V to 3.3V |
| Output Current into Outputs (LOW) | 20 mA |
| Static Discharge Voltage (per MIL-STD-883, Method 3015) | > 2001V |
| Latch-up Current | > 200 mA |

Operating Range^[9]

| Range | Ambient Temperature (T _A) | V _{cc} |
|------------|---------------------------------------|-----------------|
| Industrial | -25°C to +85°C | 2.7V to 3.3V |

Product Portfolio

| | | | | | | | Power Di | ssipation | | |
|------------------|--------------------------|------|-------|-----------|----------------------------|---------------|----------------------------|-----------|---------------------|---------|
| | | | | | (| Operating | , Icc (mA) | | Standb | V. lepa |
| | V _{CC} Range(V) | | Speed | f = 1 MHz | | $f = f_{MAX}$ | | (mA) | | |
| Product | Min. | Тур. | Max. | (ns) | Typ. ^[8] | Max. | Typ. ^[8] | Max. | Тур. ^[8] | Max. |
| WCMC1616V9X-FI70 | 2.7 | 3.0 | 3.3 | 70 | 2 | 3.5 | 13 | 17 | 80 | 150 |

Notes:

- V_{IH(MAX)} = V_{CC} + 0.5V for pulse durations less than 20ns.
 V_{IL(MN)} = -0.5V for pulse durations less than 20ns.
 Overshoot and undershoot specifications are characterized and are not 100% tested.
 Typical values are included for reference only and are not guranteed or tested. Typical values are measured at V_{CC} = V_{CC} (typ) and T_A = 25C
 Vcc must be at minimal operational levels before inputs are turned ON.



DC Electrical Characteristics (Over the Operating Range)

| | | | | WCI | MC1616V9 | X-70 | |
|------------------|--|---|---------------------------------------|-----------------------|----------------------------|-----------------------|------|
| Parameter | Description | Test Condit | ions | Min. | Typ. ^[8] | Max. | Unit |
| Vcc | Supp | bly Voltage | | 2.7 | | 3.3 | V |
| V _{OH} | Output HIGH Voltage | I _{OH} = -1 n | ۱A | V _{CC} - 0.4 | | | V |
| V _{OL} | Output LOW Voltage | l _{OL} = 2 m | A | | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | | 0.8*V _{CC} | | V _{CC} + 0.4 | V |
| V _{IL} | Input LOW Voltage | F = 0 | | -0.4 | | 0.4 | V |
| I _{IX} | Input Leakage Current | GND <u><</u> V _I ≤ | $GND \leq V_1 \leq Vcc$ | | | +1 | μA |
| l _{oz} | Output Leakage Current | GND <u><</u> V _O <u><</u> Vcc, Ou | tput Disabled | -1 | | +1 | μA |
| I _{CC} | V _{CC} Operating Supply | $f = f_{MAX} = 1/t_{RC}$ | Vcc = 3.3V, | | 13 | 17 | mA |
| | Current | f = 1 MHz | I _{OUT} = 0mA, CMOS level | | 2 | 3.5 | |
| I _{SB1} | Automatic CE Power-down Current – CMOS Inputs | $\begin{array}{l} CE \geq V_{CCQ} - 0.2V, \\ V_{IN} \geq V_{CCQ} - 0.2V, \\ f = f_{MA} \underbrace{Address}_{IRA} \underbrace{and}_{f} f = 0 (OE, WE, BHI) \end{array}$ | | 100 | 525 | μA | |
| I _{SB2} | Automatic CE Power-down Current – CMOS Inputs | $\begin{array}{c} CE \geq V_{CCQ} - 0.2V, \\ V_{IN} \geq V_{CCQ} - 0.2V, \\ f = 0, V_{CC} = C \end{array}$ | r V _{īN} < 0.2V, | | 80 | 150 | μA |

Capacitance ^[10]

| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|--------------------|--|------|------|
| C _{IN} | Input Capacitance | $T_{A} = 25^{\circ}C, f = 1 \text{ MHz}$ | 8 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = V_{CC(typ)}$ | 8 | pF |

Thermal Resistance^[10]


| Parameter | Description | FBGA | Unit | |
|-----------------|---|--|------|------|
| θ_{JA} | Thermal Resistance (Junction to Ambient) | Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board | 55 | °C/W |
| θ _{JC} | Thermal Resistance (Junction to Case) | | 17 | °C/W |

Note:

10. Tested initially and after design or process changes that may affect these parameters.



AC Test Loads and Waveforms



| Parameters | 3.0V Vcc | Unit |
|-----------------|----------|------|
| R1 | 1179 | W |
| R2 | 1941 | W |
| R _{TH} | 733 | W |
| V _{TH} | 1.87 | V |



Switching Characteristics (Over the Operating Range)^[11]

| | | WCMC16 | 616V9X-70 | | |
|-----------------------------|---|--------|-----------|------|--|
| Parameter | Description | Min. | Max. | Unit | |
| Read Cycle | | | 1 | | |
| t _{RC} | Read Cycle Time | 70 | | ns | |
| t _{AA} | Address to Data Valid | | 70 | ns | |
| t _{OHA} | Data Hold from Address Change | 10 | | ns | |
| t _{ACE} | CE LOW and CE ₂ HIGH to Data Valid | | 70 | ns | |
| t _{DOE} | OE LOW to Data Valid | | 35 | ns | |
| t _{LZOE} | OE LOW to Low Z ^[12, 14] | 5 | | ns | |
| t _{HZOE} | OE HIGH to High Z ^[12, 14] | | 25 | ns | |
| t _{LZCE} | CE LOW and CE ₂ HIGH to Low Z ^[12, 14] | 5 | | ns | |
| t _{HZCE} | CE HIGH and CE ₂ LOW to High Z ^[12, 14] | | 25 | ns | |
| t _{DBE} | BLE/BHE LOW to Data Valid | | 70 | ns | |
| t _{LZBE} | BLE/BHE LOW to Low Z ^[12, 14] | 5 | | ns | |
| t _{HZBE} | BLE/BHE HIGH to High-Z ^[12, 14] | | 25 | ns | |
| ^t sk | Address Skew | | 10 | ns | |
| Write Cycle ^[13] | | | | | |
| t _{WC} | Write Cycle Time | 70 | | ns | |
| t _{SCE} | CE LOW and CE ₂ HIGH to Write End | 55 | | ns | |
| t _{AW} | Address Set-up to Write End | 55 | | ns | |
| t _{HA} | Address Hold from Write End | 0 | | ns | |
| t _{SA} | Address Set-up to Write Start | 0 | | ns | |
| t _{PWE} | WE Pulse Width | 55 | | ns | |
| t _{BW} | BLE/BHE LOW to Write End | 55 | 1 | ns | |
| t _{SD} | Data Set-up to Write End | 25 | l | ns | |
| t _{HD} | Data Hold from Write End | 0 | 1 | ns | |
| t _{HZWE} | WE LOW to High Z ^[12, 14] | | 25 | ns | |
| t _{LZWE} | WE HIGH to Low Z ^[12, 14] | 5 | 1 | ns | |

Notes:


11. Test conditions assume signal transition time of 1V/ns or higher , timing reference levels of V_{CC(typ)}/2, input pulse levels of 0V to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} and 30-pF load cpacitance


th zoe, th zoe, th zee, th zee, th zee, th zee and th zwe transitions are measured when the outputs enter a high-impedance state.
 The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the terminates.

the write 14. High-Z and Low-Z parameters are characterized and are not 100% tested.



Switching Waveforms






Note:


15. $\overline{\text{WE}}$ is HIGH for Read Cycle.



Write Cycle No. 1(WE Controlled)^[13, 14, 16, 17, 18,]




Write Cycle No. 2 (CE Controlled)^[13, 14, 16, 17, 18]






Notes:

- Data I/O is high impedance if OE = V_H.
 17. If Chip Enable goes INACTIVE simultaneously with WE HIGH, the output remains in a high-impedance state.
 18. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.



Write Cycle No. 3 (WE Controlled, OE LOW)^[17, 18]

Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)^[17, 18]





Truth Table^[19]

| CE | CE ₂ | WE | OE | BHE | BLE | Inputs/Outputs | Mode | Power |
|----|-----------------|----|----|-----|-----|--|-----------------------------------|----------------------------|
| Н | Н | Х | Х | Х | Х | High Z | Deselect/Power-Down | Standby (I _{SB}) |
| Х | Н | Х | Х | Н | Н | High Z | Deselect/Power-Down | Standby (I _{SB}) |
| Х | L | L | Х | Х | Х | High Z | Deselect/Power-Down | Standby (I _{SB}) |
| L | Н | Н | L | L | L | Data Out (I/O ₀ -I/O ₁₅) | Read | Active (I _{CC}) |
| L | Н | Н | L | Н | L | Data Out $(I/O_0-I/O_7)$; $I/O_8-I/O_{15}$ in High Z | Read | Active (I _{CC}) |
| L | Н | Н | L | L | Н | Data Out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z | Read | Active (I _{CC}) |
| L | Н | Н | Н | L | L | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | Н | Н | Н | L | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | Н | Н | L | Н | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | L | Х | L | L | Data In (I/O ₀ -I/O ₁₅) | Write (Upper Byte and Lower Byte) | Active (I _{CC}) |
| L | Н | L | Х | Н | L | Data In (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z | Write (Lower Byte Only) | Active (I _{CC}) |
| L | Н | L | Х | L | Н | Data In (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z | Write (Upper Byte Only) | Active (I _{CC}) |

Notes:

19. $H = V_{IH}, L = V_{IL}, X = Don't Care$




Ordering Information


| I | Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|---|---------------|------------------|-----------------|---|--------------------|
| Ī | 70 | WCMC1616V9X-FI70 | BV48A | 48-ball Fine Pitch BGA (6.0 x 8.0 x 1.2 mm) | Industrial |

Package Diagrams

48-Ball (6 mm x 8 mm x 1.2 mm) FBGA BA48K

TOP NEW





51-85193-*A



MoBL is a registered trademark of Cypress Semiconductor. MoBL2, MoBL3, MoBL4, and More Battery Life are trademarks of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

Page 12 of 13

© Weida Semiconductor, Inc., 2003. The information contained herein is subject to change without notice. Weida Semiconductor assumes no responsibility for the use of any circuitry other than circuitry embodied in a Weida Semiconductor product. Nor does it convey or imply any license under patent or other rights. Weida Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Weida Semiconductor products in the manufacture of the transmission of Weida Semiconductor constrained between the manufacture of the transmission of the index of the domain of Weida Semiconductor constrained between the manufacture of the transmission of the index of the domain of Weida Semiconductor constrained between the manufacture of the transmission of the index of the domain of the domain



Document History Table

| | Document Title: WCMC1616V9X MoBL3 ^{TM®} 16Mb (1Mb x 16) Pseudo Static RAM Document Number: 38-14027 | | | | | | | |
|------|---|---------------|--------------------|-----------------------|--|--|--|--|
| REV. | ECN NO. | lssue Date | Orig. of Change | Description of Change | | | | |
| ** | 130544 | 10/16/03 | MPR | New Data Sheet | | | | |