SN74CBT16811C 24-BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION SCDS118C – JANUARY 2003 – REVISED OCTOBER 2003

| Member of the Texas Instruments Widebus™ Family | DGG, DGV, OR DL PACKAGE (TOP VIEW) |
|---|---|
| Undershoot Protection for Off-Isolation on A and B Ports Up To –2 V | BIASV 1 56 10E 1A1 2 55 20E |
| B-Port Outputs Are Precharged by Bias | 1A2 3 54 1B1 |
| Voltage (BIASV) to Minimize Signal | 1A3 4 53 1B2 |
| Distortion During Live Insertion and | 1A4 5 52 1B3 |
| Hot-Plugging | 1A5 🛛 6 51 🗍 1B4 |
| Supports PCI Hot Plug | 1A6 🛛 7 50 🗍 1B5 |
| Bidirectional Data Flow, With Near-Zero | GND 🛛 ⁸ 49 🗍 GND |
| Propagation Delay | 1A7 🛛 ⁹ 48 🖬 1B6 |
| Low ON-State Resistance (ron) | 1A8 🛛 ¹⁰ 47 🖓 1B7 |
| Characteristics ($r_{on} = 3 \Omega$ Typical) | 1A9 🛛 ¹¹ 46 🖬 1B8 |
| | 1A10 🛛 ¹² 45 🗖 1B9 |
| Low Input/Output Capacitance Minimizes | 1A11 🛛 ¹³ 44 🖸 1B10 |
| Loading and Signal Distortion | 1A12 1 ¹⁴ 43 1 811 |
| (C _{io(OFF)} = 5.5 pF Typical) | 2A1 1 ¹⁵ 42 1 B12 |
| Data and Control Inputs Provide | 2A2 🛛 ¹⁶ 41 🗋 2B1 |
| Undershoot Clamp Diodes | V _{CC} 17 40 2B2 |
| Low Power Consumption | 2A3 18 39 2B3 |
| (I _{CC} = 3 μA Max) | |
| V_{CC} Operating Range From 4 V to 5.5 V | 2A4 20 37 2B4 |
| Data I/Os Support 0 to 5-V Signaling Levels | |
| (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V) | 2A6 22 35 2B6 |
| Control Inputs Can Be Driven by TTL or | 2A7 23 34 2B7 |
| 5-V/3.3-V CMOS Outputs | 2A8 24 33 2B8 |
| I_{off} Supports Partial-Power-Down Mode | 2A9 25 32 2B9 |
| Operation | 2A10 26 31 2B10 2A11 27 30 2B11 |
| Latch-Up Performance Exceeds 100 mA Per | 3 6 |
| JESD 78, Class II | 2A12 28 29 2B12 |
| ESD Performance Tested Per JESD 22 2000-V Human-Body Model | |

- 2000-V Human-Body Model (A114-B, Class II)
- 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: PCI Interface, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating

description/ordering information

The SN74CBT16811C is a high-speed TTL-compatible FET bus switch with low ON-state resistance (r_{on}), allowing for minimal propagation delay. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBT16811C provides protection for undershoot up to -2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state. The device also precharges the B port to a user-selectable bias voltage (BIASV) to minimize live-insertion noise.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SCDS118C - JANUARY 2003 - REVISED OCTOBER 2003

description/ordering information (continued)

The SN74CBT16811C is organized as two 12-bit bus switches with separate output-enable (10E, 20E) inputs. It can be used as two 12-bit bus switches or as one 24-bit bus switch. When \overline{OE} is low, the associated 12-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is high, the associated 12-bit bus switch is OFF, and a high-impedance state exists between the A and B ports. The B port is precharged to BIASV through the equivalent of a 10-k Ω resistor when \overline{OE} is high, or if the device is powered down ($V_{CC} = 0 V$).

During insertion (or removal) of a card into (or from) an active bus, the card's output voltage may be close to GND. When the connector pins make contact, the card's parasitic capacitance tries to force the bus signal to GND, creating a possible glitch on the active bus. This glitching effect can be reduced by using a bus switch with precharged bias voltage (BIASV) of the bus switch equal to the input threshold voltage level of the receivers on the active bus. This method will ensure that any glitch produced by insertion (or removal) of the card will not cross the input threshold region of the receivers on the active bus, minimizing the effects of live-insertion noise.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

| TA | PACKAGET | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|---------------|-------------|---------------|--------------------------|---------------------|
| | | Tube | SN74CBT16811CDL | 007400440 |
| | SSOP – DL | Tape and reel | SN74CBT16811CDLR | CBT16811C |
| -40°C to 85°C | TOCOD DOO | Tube | SN74CBT16811CDGG | CBT16811C |
| | TSSOP – DGG | Tape and reel | SN74CBT16811CDGGR | CBII00IIC |
| | TVSOP – DGV | Tape and reel | SN74CBT16811CDGVR | CY811C |

ORDERING INFORMATION

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


| (each 12-bit bus switch) | | | | | | | |
|--------------------------|-------------------|------------------------------|--|--|--|--|--|
| INPUT OE | INPUT/OUTPUT A | FUNCTION | | | | | |
| L | В | A port = B port | | | | | |
| н | Z | Disconnect B port = BIASV | | | | | |

FUNCTION TABLE




SN74CBT16811C 24-BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION SCDS118C – JANUARY 2003 – REVISED OCTOBER 2003

logic diagram (positive logic)



simplified schematic, each FET switch (SW)



[†] EN is the internal enable signal applied to the switch.



SCDS118C - JANUARY 2003 - REVISED OCTOBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Supply voltage range, V_{CC} $-0.5 \vee to 7 \vee$ Bias supply voltage range, BIASV $-0.5 \vee to 7 \vee$ Control input voltage range, V_{IN} (see Notes 1 and 2) $-0.5 \vee to 7 \vee$ Switch I/O voltage range, $V_{I/O}$ (see Notes 1, 2, and 3) $-0.5 \vee to 7 \vee$ Control input clamp current, I_{IK} ($V_{IN} < 0$) $-0.5 \vee to 7 \vee$ Control input clamp current, $I_{I/OK}$ ($V_{I/O} < 0$) -50 mA I/O port clamp current, $I_{I/OK}$ ($V_{I/O} < 0$) -50 mA ON-state switch current, $I_{I/O}$ (see Note 4) $\pm 128 \text{ mA}$ Continuous current through V_{CC} or GND terminals $\pm 100 \text{ mA}$ Package thermal impedance, θ_{JA} (see Note 5): DGG package $64^{\circ}C/W$ | |
|---|--|
| | |
| DL package | |
| Storage temperature range, T _{stg} | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to ground unless otherwise specified.

- 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 3. V_I and V_O are used to denote specific conditions for V_{I/O}.
- 4. If and I_O are used to denote specific conditions for $I_{I/O}$.
- 5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 6)

| | | MIN | MAX | UNIT |
|------------------|----------------------------------|-----|-----|------|
| VCC | Supply voltage | 4 | 5.5 | V |
| BIASV | Bias supply voltage | 0 | VCC | V |
| VIH | High-level control input voltage | 2 | 5.5 | V |
| VIL | Low-level control input voltage | 0 | 0.8 | V |
| V _{I/O} | Data input/output voltage | 0 | 5.5 | V |
| Т _А | Operating free-air temperature | -40 | 85 | °C |

NOTE 6: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. BIASV is a supply voltage, not a control input.



SCDS118C - JANUARY 2003 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PAR | AMETER | TEST CONDITIONS | | | MIN | TYP† | MAX | UNIT |
|-----------------------|----------------|--|--|---|---------------------|------|---------|------|
| VIK | Control inputs | V _{CC} = 4.5 V, | I _{IN} = -18 mA | | | | -1.8 | V |
| VIKU | Data inputs | V _{CC} = 5 V, | 0 mA > I _I \ge -50 mA, V _{IN} = V _{CC} or GND, | Switch OFF | | | -2 | V |
| V _{O(USP)} ‡ | : | $V_{CC} = BIASV = 5 V,$ | $I_I = -10 \text{ mA},$ $V_{IN} = V_{CC} \text{ or GND},$ | Switch OFF | 3 | | | V |
| VO | B port | $V_{CC} = 0 V,$ | $BIASV = V_X,$ | IO = 0 | V _X -0.1 | | V_{X} | V |
| IIN | Control inputs | V _{CC} = 5.5 V, | $V_{IN} = V_{CC} \text{ or } GND$ | | | | ±1 | μA |
| IO | B port | V _{CC} = 4.5 V, | $ BIASV = 2.4 V, \\ V_O = 0, $ | Switch OFF, V _{IN} = V _{CC} or GND | | 0.25 | | mA |
| IOZ§ | | V _{CC} = 5.5 V, | $V_{O} = 0$ to 5.5 V, $V_{I} = 0$, | Switch OFF, V _{IN} = V _{CC} or GND | | | ±10 | μΑ |
| l _{off} | | $V_{CC} = 0,$ | $V_{O} = 0$ to 5.5 V, | $V_{I} = 0$ | | | 10 | μΑ |
| ICC | | V _{CC} = 5.5 V, | $I_{I/O} = 0,$ $V_{IN} = V_{CC} \text{ or GND},$ | Switch ON or OFF | | | 3 | μΑ |
| ∆ICC¶ | Control inputs | V _{CC} = 5.5 V, | One input at 3.4 V, | Other inputs at $V_{\mbox{CC}}$ or GND | | | 2.5 | mA |
| C _{in} | Control inputs | $V_{IN} = 3 V \text{ or } 0$ | | | | 4.5 | | pF |
| Cio(OFF) | A port | $V_{I/O} = 3 V \text{ or } 0,$ | Switch OFF, | $V_{IN} = V_{CC}$ or GND | | 5.5 | | pF |
| C _{io(ON)} | | $V_{I/O} = 3 V \text{ or } 0,$ | Switch ON, | $V_{IN} = V_{CC} \text{ or } GND$ | | 15.5 | | pF |
| | | $V_{CC} = 4 V,$ TYP at $V_{CC} = 4 V$ | V _I = 2.4 V, | I _O = -15 mA | | 8 | 12 | |
| ron [#] | | | | I _O = 64 mA | | 3 | 6 | Ω |
| | | $V_{CC} = 4.5 V$ | V _I = 0 | I _O = 30 mA | | 3 | 6 | |
| | | | V _I = 2.4 V, | I _O = -15 mA | | 5 | 10 | |

 V_{IN} and I_{IN} refer to control inputs. V_{I} , V_{O} , I_{I} , and I_{O} refer to data pins.

[†] All typical values are at $V_{CC} = 5 V$ (unless otherwise noted), $T_A = 25^{\circ}C$.

 $V_{O(USP)} = A$ -port undershoot static protection.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

 \P This is the increase in supply current for each input that is at the specified voltage level, rather than V_{CC} or GND.

[#] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


| PARAMETER | TEST CONDITIONS | FROM | TO | V _{CC} = 4 V | | V _{CC} = 5 V ± 0.5 V | | UNIT |
|------------------|--------------------|---------|----------|-----------------------|------|----------------------------------|------|------|
| | CONDITIONS | (INPUT) | (OUTPUT) | MIN | MAX | MIN | MAX | |
| t _{pd} | | A or B | B or A | | 0.24 | | 0.15 | ns |
| ^t PZH | BIASV = GND | OE | A ca D | | 6.5 | 1.5 | 6 | |
| ^t PZL | BIASV = 3 V | OE | A or B | | 6.5 | 1.5 | 6 | ns |
| ^t PHZ | BIASV = GND | OE | A or B | | 6.5 | 1.5 | 6 | ns |
| ^t PLZ | BIASV = 3 V | UE | AUB | | 6.5 | 1.5 | 6 | 115 |

The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).




SCDS118C - JANUARY 2003 - REVISED OCTOBER 2003


PARAMETER MEASUREMENT INFORMATION



| TEST | VCC | S1 | RL | VI | сL | v_Δ |
|------------------------------------|---|--------------|------------------------------|--|----------------|----------------|
| ^t pd(s) | 5 V ± 0.5 V 4 V | Open Open | 500 Ω 500 Ω | V _{CC} or GND V _{CC} or GND | 50 pF 50 pF | |
| ^t PLZ ^{/t} PZL | $\begin{array}{c} 5 \text{ V} \pm 0.5 \text{ V} \\ 4 \text{ V} \end{array}$ | 7 V 7 V | 500 Ω 500 Ω | GND GND | 50 pF 50 pF | 0.3 V 0.3 V |
| ^t PHZ ^{/t} PZH | $\begin{array}{c} 5 \text{ V} \pm 0.5 \text{ V} \\ 4 \text{ V} \end{array}$ | Open Open | 500 Ω 500 Ω | VCC VCC | 50 pF 50 pF | 0.3 V 0.3 V |



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. $t_{PI 7}$ and t_{PHZ} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as ten.
 - G. t_{PLH} and t_{PHL} are the same as $t_{pd(s)}$. The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
 - H. All parameters and waveforms are not applicable to all devices.





TEXAS NSTRUMENTS

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|--------------------|-----------------------|-----------------|--------------------|------|----------------|----------------------------|------------------|------------------------------|
| 74CBT16811CDGGRE4 | ACTIVE | TSSOP | DGG | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74CBT16811CDGVRE4 | ACTIVE | TVSOP | DGV | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT16811CDGGR | ACTIVE | TSSOP | DGG | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT16811CDGVR | ACTIVE | TVSOP | DGV | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT16811CDLR | ACTIVE | SSOP | DL | 56 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74CBT16811CDLRG4 | ACTIVE | SSOP | DL | 56 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|--------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated