SCDS236-DECEMBER 2006

## **FEATURES**

- Available in SOT23-5 Package
- ±1-V to ±6-V Dual-Supply Operation
- Specified ON-State Resistance:
  - 25  $\Omega$  Max With  $\pm$ 5-V Supply
  - 35  $\Omega$  Max With  $\pm$ 3.3-V Supply
  - 47  $\Omega$  Max With  $\pm 1.8$ -V Supply
- Specified Low OFF-Leakage Currents:
  - 5 nA at 25°C

- 10 nA at 85°C
- Specified Low ON-Leakage Currents:
  - 5 nA at 25°C
  - 10 nA at 85°C
- Low Charge Injection: 13 pC (±5-V Supply)
- Fast Switching Speed:
  - $t_{ON}$  = 85 ns,  $t_{OFF}$  = 50 ns (±5-V Supply)
- Break-Before-Make Operation (t<sub>ON</sub> > t<sub>OFF</sub>)

## **DESCRIPTION/ORDERING INFORMATION**

The TS12A4516/TS12A4517 are single pole/single throw (SPST), low-voltage, dual-supply CMOS analog switches, with very low switch ON-state resistance. The TS12A4516 is normally open (NO). The TS12A4517 is normally closed (NC).

These CMOS switches can operate continuously with a dual supplies between  $\pm 1$  V and  $\pm 6$  V [(2 V < (V<sub>+</sub> – V<sub>-</sub>) < 12 V]. Each switch can handle rail-to-rail analog signals. The OFF-leakage current maximum is only 5 nA at 25°C or 10 nA at 85°C.


For pin-compatible parts for use with single supply, see the TS12A4514/TS12A4515.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	PDIP – P		TS12A4516P	TS12A4516P
	2010	8 pin	TS12A4516D	VD540
	SOIC	5 pin	TS12A4516DR	
	PDIP – P		TS12A4517P	TS12A4517P
	2010	8 pin	TS12A4517D	VDE47
	SOIC	5 pin	TS12A4517DR	

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

### **PIN CONFIGURATIONS**



INPUT	SWITCH STATE				
	TS12A4516	TS12A4517			
LOW	OFF	ON			
HIGH	ON	OFF			

N.C. = Not internally connected

NC = Normally closed NO = Normally open



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCDS236-DECEMBER 2006



# Absolute Minimum and Maximum Ratings (1)(2)

voltages referenced to V\_

			MIN	MAX	UNIT
V <sub>+</sub>	Supply voltage range	-0.3	13	<b>V</b>	
$V_{NC} V_{NO} V_{COM}$	Analog voltage range <sup>(3)</sup>		-0.3	V <sub>+</sub> + 0.3	V
	Continuous current into any terminal		±20	mA	
	Peak current, NO or COM (pulsed at 1 ms,		±30	mA	
	ESD per method 3015.7		>2000	<b>V</b>	
		8-pin plastic DIP (derate 9.09 mW/°C above 70°C)		727	
	Continuous power dissipation ( $T_A = 70^{\circ}C$ )	8-pin SOIC (derate 5.88 mW/°C above 70°C)		471	mW
		5-pin SOT23-5 (derate 7.1 mW/°C above 70°C)		571	
T <sub>A</sub>	Operating temperature range		-40	85	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C
	Lead temperature (soldering, 10 s)			300	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

<sup>(3)</sup> Voltages exceeding V<sub>+</sub> or GND on any signal terminal are clamped by internal diodes. Limit forward-diode current to maximum current rating.

SCDS236-DECEMBER 2006

# Electrical Characteristics for ±5-V Supply<sup>(1)</sup>

 $V_{+}$  = 4.5 V to 5.5 V,  $V_{-}$  = -4.5 V to -5.5 V,  $T_{A}$  = -40°C to 85°C (unless otherwise noted)

PARAMETER	PARAMETER SYMBOL TEST CONDITIONS		T <sub>A</sub>	MIN TYP <sup>(2)</sup>	MAX	UNIT
Analog Switch		<del>-</del>		•	L	
Analog signal range	$V_{COM}, V_{NO}, V_{NC}$			V-	V <sub>+</sub>	V
		V <sub>+</sub> = 4.5 V, V <sub>-</sub> = -4.5 V,	25°C	12	20	
ON-state resistance	r <sub>on</sub>	$V_{COM} = 3.5 \text{ V},$ $I_{COM} = 20 \text{ mA}$	Full		25	Ω
ON-state resistance		$V_{+} = 4.5 \text{ V}, V_{-} = -4.5 \text{ V},$	25°C	1.2	2.5	
flatness	r <sub>on(flat)</sub>	$V_{COM} = -3.5 \text{ V}, 0 \text{ V}, 3.5 \text{ V},$ $I_{COM} = 20 \text{ mA}$	Full		3	Ω
NO, NC	I <sub>NO(OFF),</sub>	V <sub>+</sub> = 5.5 V, V <sub>-</sub> = -5.5 V,	25°C		5	
OFF leakage current <sup>(3)</sup>	I <sub>NC(OFF)</sub>	$V_{COM} = 4.5 \text{ V},$ $V_{NO} \text{ or } V_{NC} = -4.5 \text{ V}$	Full		10	nA
СОМ		$V_{+} = 5.5 \text{ V}, V_{-} = -5.5 \text{ V},$	25°C		5	
OFF leakage current <sup>(3)</sup>	I <sub>COM(OFF)</sub>	$V_{COM} = -4.5 \text{ V},$ $V_{NO} \text{ or } V_{NC} = 4.5 \text{ V}$	Full		10	nA
СОМ		$V_{+} = 5.5 \text{ V}, V_{-} = -5.5 \text{ V},$	25°C		5	
ON leakage current <sup>(3)</sup>	I <sub>COM(ON)</sub>	$V_{COM} = 5.5 \text{ V},$ $V_{NO} \text{ or } V_{NC} = \text{open}$	Full		10	nA
Digital Control Input (IN)				ı	'	
Input logic high	$V_{IH}$		Full		2.5	V
Input logic low	V <sub>IL</sub>		Full	1.8		V
Input leakage current	I <sub>IH</sub> , I <sub>IL</sub>	$V_{IN} = V_+, 0 V$	Full		0.010	μΑ
Dynamic				ı	'	
Time on the c		0 - Figure 0	25°C	58	75	
Turn-on time	t <sub>ON</sub>	See Figure 2	Full		85	ns
Turn-off time	t	See Figure 2	25°C	28	45	ns
rum-on ume	t <sub>OFF</sub>	See Figure 2	Full		50	
Charge injection (4)	$Q_{C}$	$C_L = 1 \text{ nF}, V_{NO} = 0 \text{ V},$ $R_S = 0 \Omega$ , See Figure 1	25°C	-13		рС
NO, NC OFF capacitance	$C_{NO(OFF)}$ , $C_{NC(OFF)}$	f = 1 MHz, See Figure 4	25°C	5.5		pF
COM OFF capacitance	$C_{COM(OFF)}$	f = 1 MHz, See Figure 4	25°C	5.5		pF
COM ON capacitance	$C_{COM(ON)}$	f = 1 MHz, See Figure 4	25°C	16		pF
Digital input capacitance	$C_{I}$	$V_{IN} = V_+, 0 V$	25°C	1.5		pF
Bandwidth	BW	$R_L = 50 \ \Omega, \ C_L = 15 \ pF, \ V_{NO} = 1 \ V_{RMS}, \ f = 100 \ kHz$	25°C	464		MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ , $C_L = 15 pF$ , $V_{NO} = 1 V_{RMS}$ , $f = 1 MHz$	25°C	-83		dB
Total harmonic distortion	THD	$R_L = 600 \ \Omega, \ C_L = 15 \ pF, \ V_{NO} = 1 \ V_{RMS}, \ f = 20 \ kHz$	25°C	0.07		%
Supply					'	
V gunnly gurrant		V = 0.V or V	25°C		70	., Λ
V <sub>+</sub> supply current	l <sub>+</sub>	$V_{IN} = 0 \text{ V or } V_+$	Full		80	μΑ
V_ supply current		$V_{IN} = 0 \text{ V or } V_+$	25°C	-70		., Λ
v_ supply culterit	l_	VIN = 0 V OI V+	Full	-80		μΑ

<sup>1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

<sup>(2)</sup> Typical values are at T<sub>A</sub> = 25°C.

<sup>(3)</sup> Leakage parameters are 100% tested at maximum-rated hot operating temperature, and are ensured by correlation at 25°C.

<sup>(4)</sup> Specified by design, not production tested

SCDS236-DECEMBER 2006



# Electrical Characteristics for ±3.3-V Supply<sup>(1)</sup>

 $\rm V_{+} = 3.0~V$  to 3.6 V,  $\rm V_{-} = -3.0~V$  to  $-3.6,~T_{\rm A} = -40^{\circ}\rm C$  to  $85^{\circ}\rm C$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T <sub>A</sub>	MIN TYP(2)	MAX	UNIT	
Analog Switch							
Analog signal range	$V_{COM}, V_{NO}, V_{NC}$			V_	٧,	V	
		V <sub>+</sub> = 3.0 V, V <sub>-</sub> = -3.0 V,	25°C	17	25		
ON-state resistance	r <sub>on</sub>	$V_{COM} = 3 \text{ V},$ $I_{COM} = 20 \text{ mA}$	Full		35	Ω	
ON-state resistance	r	$V_{COM} = -2 \text{ V}, 0 \text{ V}, +2 \text{ V},$	25°C	9	13	Ω	
flatness	r <sub>on(flat)</sub>	I <sub>COM</sub> = 20 mA	Full		4	52	
NO, NC	I <sub>NO(OFF),</sub>	$V_{+} = 3.6 \text{ V}, V_{-} = -3.6 \text{ V},$	25°C		5		
OFF leakage current <sup>(3)</sup>	I <sub>NC(OFF)</sub>	$V_{COM} = 3 \text{ V},$ $V_{NO} \text{ or } V_{NC} = -3 \text{ V}$	Full		10	nA	
СОМ		$V_{+} = 3.6 \text{ V}, V_{-} = -3.6 \text{ V},$	25°C		5		
OFF leakage current <sup>(3)</sup>	I <sub>COM(OFF)</sub>	$V_{COM} = -3 \text{ V},$ $V_{NO} \text{ or } V_{NC} = 3 \text{ V}$	Full		10	nA	
СОМ		V <sub>+</sub> = 3.6 V, V <sub>-</sub> = -3.6 V,	25°C		5		
ON leakage current <sup>(3)</sup>	I <sub>COM(ON)</sub>	$V_{COM} = 3.6 \text{ V},$ $V_{NO} \text{ or } V_{NC} = \text{open}$	Full		10	nA	
Digital Control Input (IN)		,	1		,		
Input logic high	V <sub>IH</sub>		Full		1.75	V	
Input logic low	V <sub>IL</sub>		Full	0.8		V	
Input leakage current	I <sub>IH</sub> , I <sub>IL</sub>	$V_{IN} = V_+, 0 V$	Full		0.01	μΑ	
Dynamic			1		l.		
Trump on the s		and Figure 0	25°C	65	85	ns	
Turn-on time	t <sub>ON</sub>	see Figure 2	Full		95		
Trump off times		and Figure 0	25°C 37	60			
Turn-off time	t <sub>OFF</sub>	see Figure 2	Full		70	ns	
Charge injection <sup>(4)</sup>	$Q_{C}$	$C_L = 1 \text{ nF}, V_{NO} = 0 \text{ V},$ $R_S = 0 \Omega, \text{ See Figure 1}$	25°C	-7.5		рС	
NO, NC OFF capacitance	C <sub>NO(OFF)</sub> C <sub>NC(OFF)</sub>	f = 1 MHz, See Figure 4	25°C	5.5		pF	
COM OFF capacitance	C <sub>COM(OFF)</sub>	f = 1 MHz, See Figure 4	25°C	5.5		pF	
COM ON capacitance	C <sub>COM(ON)</sub>	f = 1 MHz, See Figure 4	25°C	16		pF	
Digital input capacitance	C <sub>I</sub>	V <sub>IN</sub> = V <sub>+</sub> , 0 V	25°C	1.5		pF	
Bandwidth	BW	$R_L = 50 \Omega, C_L = 15 pF,$ $V_{NO} = 1 V_{RMS}, f = 100 kHz$	25°C	464		MHz	
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ , $C_L = 15 pF$ , $V_{NO} = 1 V_{RMS}$ , $f = 100 kHz$	25°C	-83		dB	
Total harmonic distortion	THD	$R_L = 600 \Omega, C_L = 15 pF,$ $V_{NO} = 1 V_{RMS}, f = 20 kHz$	25°C	0.10		%	
Supply							
V gunnly gurrant	1	V = 0 V or V	25°C		40	^	
V <sub>+</sub> supply current	I <sub>+</sub>	$V_{IN} = 0 \text{ V or } V_+$	Full		45	μΑ	
V_supply current	25°C –40		-40		^		
v_supply current	I_	$V_{IN} = 0 \text{ V or } V_+$	Full	45		μΑ	

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum. (2) Typical values are at  $T_A = 25^{\circ}C$ .

 <sup>(3)</sup> Leakage parameters are 100% tested at maximum-rated hot operating temperature, and are ensured by correlation at 25°C.
 (4) Specified by design, not production tested

SCDS236-DECEMBER 2006

# Electrical Characteristics for $\pm 1.8\text{-V Supply}^{(1)}$

 $V_{+}$  = 1.65 V to 1.95 V,  $V_{-}$  = -1.65 V to -1.95 V,  $T_{A}$  = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T <sub>A</sub>	MIN TYP(2)	MAX	UNIT	
Analog Switch							
Analog signal range	V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>			V_	V <sub>+</sub>	V	
		V <sub>+</sub> = 1.65 V, V <sub>-</sub> = -1.65 V,	25°C	28	40		
ON-state resistance	r <sub>on</sub>	$V_{COM} = 0V,$ $I_{COM} = 20 \text{ mA}$	Full		47	Ω	
ON-state resistance		$V_{+} = 1.65 \text{ V}, V_{-} = -1.65 \text{ V},$	25°C	9	13	Ω	
flatness	r <sub>on(flat)</sub>	$V_{COM} = -1.8 \text{ V}, 0 \text{ V}, 1.5 \text{ V},$ $I_{COM} = 20 \text{ mA}$	Full		15		
NO, NC	I <sub>NO(OFF)</sub> ,	$V_{+} = 1.95 \text{ V}, V_{-} = -1.95 \text{ V},$	25°C		5		
OFF leakage current <sup>(3)</sup>	I <sub>NC(OFF)</sub>	$V_{COM} = 1.65 \text{ V},$ $V_{NO} \text{ or } V_{NC} = -1.65 \text{ V}$	Full		10	nA	
СОМ		$V_{+} = 1.95 \text{ V}, V_{-} = -1.95 \text{ V},$	25°C		5		
OFF leakage current <sup>(3)</sup>	I <sub>COM(OFF)</sub>	$V_{COM} = -1.65 \text{ V},$ $V_{NO} \text{ or } V_{NC} = 1.65 \text{ V}$	Full		10	nA	
СОМ		V <sub>+</sub> = 1.95 V, V <sub>-</sub> = -1.95 V,	25°C		5		
ON leakage current <sup>(3)</sup>	I <sub>COM(ON)</sub>	$V_{COM} = 1.95 \text{ V},$ $V_{NO} \text{ or } V_{NC} = \text{open}$	Full		10	nA	
Digital Control Input (IN)					,		
Input logic high	$V_{IH}$		Full		0.45	V	
Input logic low	$V_{IL}$		Full	0.075		V	
Input leakage current	$I_{\mathrm{IH}},I_{\mathrm{IL}}$	$V_{IN} = V_+, 0 V$	Full		0.01	μΑ	
Dynamic							
Turn-on time <sup>(4)</sup>	<b>t</b>	See Figure 2	25°C	90	120	ns	
rum-on ume v	t <sub>ON</sub>		Full		150	113	
Turn-off time <sup>(4)</sup>	t <sub>OFF</sub>	See Figure 2	25°C	95	150	ns	
rum on unic ( )	OFF	Occ 1 iguito 2	Full		200	113	
Charge injection <sup>(4)</sup>	$Q_{\mathbb{C}}$	C <sub>L</sub> = 1 nF, See Figure 1	25°C	-3.5		рС	
NO, NC OFF capacitance	${\color{red}C_{NO(OFF)}, \atop C_{NC(OFF)}}$	f = 1 MHz, See Figure 4	25°C	6		pF	
COM OFF capacitance	$C_{\text{COM(OFF)}}$	f = 1 MHz, See Figure 4	25°C	6		pF	
COM ON capacitance	C <sub>COM(ON)</sub>	f = 1 MHz, See Figure 4	25°C	14.5		pF	
Digital input capacitance	$C_{I}$	$V_{IN} = V_+, 0 V$	25°C	1.5		pF	
Bandwidth	BW	$R_L = 50 \Omega, C_L = 15 pF,$ $V_{NO} = 1 V_{RMS}, f = 100 kHz$	25°C	464		MHz	
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega, C_L = 15 pF,$ $V_{NO} = 1 V_{RMS}, f = 1 MHz$	25°C	-83		dB	
Total harmonic distortion	THD	$R_L = 600 \Omega, C_L = 50 pF,$ $V_{NO} = 1 V_{RMS}, f = 20 kHz$	25°C	0.37		%	
Supply							
V <sub>+</sub> supply current		$V_{IN} = 0 \text{ V or } V_{+}$	25°C		20	пΔ	
v <sub>+</sub> supply culterit	l <sub>+</sub>	VIN — O V OI V+	Full		30	μΑ	
V_ supply current	1	$V_{IN} = 0 \text{ V or } V_+$	25°C	-20		пΔ	
v_ Juppiy Guilelit	rent I_	VIN - 0 V 01 V+	Full	-30		μΑ	

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

 <sup>(2)</sup> Typical values are at T<sub>A</sub> = 25°C.
 (3) Leakage parameters are 100% tested at maximum-rated hot operating temperature, and are ensured by correlation at 25°C.

<sup>(4)</sup> Specified by design, not production tested

SCDS236-DECEMBER 2006



## PIN DESCRIPTION<sup>(1)</sup>

	PIN NO.					
TS12	A4516	TS12	2A4517	NAME	DESCRIPTION	
D, P	SOT23-5	D, P	SOT23-5			
1	1	1	1	COM	Common	
2, 3, 5	_	2, 3, 5	_	N.C.	No connect (not internally connected)	
4	5	4	5	V <sub>+</sub>	Positive power supply	
6	4	6	4	IN	Digital control to connect COM to NO or NC	
7	3	7	3	V_	Negative power supply	
8	2	_	_	NO	Normally open	
_	_	8	2	NC	Normally closed	

<sup>(1)</sup> NO, NC, and COM pins are identical and interchangeable. Any may be considered as an input or an output; signals pass in both directions.

SCDS236-DECEMBER 2006

## **APPLICATION INFORMATION**

## **Power-Supply Considerations**

The TS12A4516 and TS12A4517 operate with power-supply voltages from  $\pm 1$  V to  $\pm 6$  V [(2 V < (V<sub>+</sub> - V<sub>-</sub>) < 12 V], but are tested and specified at  $\pm 5$ V,  $\pm 3.3$ V, and  $\pm 1.8$ V supplies. The pin-compatible TS12A4514 and TS12A4515 are recommended for use when only a single supply is desirable.

The TS12A4516 and TS12A4517 construction is typical of most CMOS analog switches, except that they have only two supply pins:  $V_+$  and  $V_ V_+$  and  $V_-$  drive the internal CMOS switches and set their analog voltage limits. Reverse ESD-protection diodes are internally connected between each analog-signal pin and both  $V_+$  and  $V_-$ . One of these diodes conducts if any analog signal exceeds  $V_+$  or  $V_-$ .

Virtually all the analog leakage current comes from the ESD diodes to  $V_+$  or  $V_-$ . Although the ESD diodes on a given signal pin are identical and, therefore, fairly well balanced, they are reverse biased differently. Each is biased by either  $V_+$  or  $V_-$  and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the  $V_+$  and  $V_-$  pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity.

There is no connection between the analog-signal paths and V<sub>+</sub> or V<sub>-</sub>.

 $V_+$  and  $V_-$  also power the internal logic and logic-level translators. The logic-level translators convert the logic levels to switched  $V_+$  and  $V_-$  signals to drive the analog signal gates.

## **Logic-Level Thresholds**

The logic-level thresholds are CMOS compatible but not TTL-compatible. As  $V_{+}$  is raised, the level threshold increases slightly. When  $V_{+}$  reaches 12 V, the level threshold is about 3  $V_{-}$  above the TTL-specified high-level minimum of 2.8 V, but still compatible with CMOS outputs.

## **CAUTION:**

Do not connect the TS12A4516/TS12A4517's  $V_{+}$  to 3 V and then connect the logic-level pins to logic-level signals that operate from 5-V supply. TTL levels can exceed 3 V and violate the absolute maximum ratings, damaging the part and/or external circuits.

## **Test Circuits/Timing Diagrams**




Figure 1. Charge Injection



## **APPLICATION INFORMATION (continued)**




Figure 2. Switching Times




Figure 3. OFF Isolation and ON Loss




Figure 4. NO, NC, and COM Capacitance





i.com 5-Feb-2007

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TS12A4516D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS12A4516DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS12A4516DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS12A4516DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS12A4517D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS12A4517DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS12A4517DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS12A4517DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# D (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265